{"id":2197807,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2197807/?format=json","project":{"id":21,"url":"http://patchwork.ozlabs.org/api/1.0/projects/21/?format=json","name":"Linux Tegra Development","link_name":"linux-tegra","list_id":"linux-tegra.vger.kernel.org","list_email":"linux-tegra@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20260218145809.1622856-4-bwicaksono@nvidia.com>","date":"2026-02-18T14:58:04","name":"[v2,3/8] perf/arm_cspmu: Add arm_cspmu_acpi_dev_get","commit_ref":null,"pull_url":null,"state":"handled-elsewhere","archived":false,"hash":"7c799034be819e0f8101e88d73858eaf85c06d85","submitter":{"id":83903,"url":"http://patchwork.ozlabs.org/api/1.0/people/83903/?format=json","name":"Besar Wicaksono","email":"bwicaksono@nvidia.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-tegra/patch/20260218145809.1622856-4-bwicaksono@nvidia.com/mbox/","series":[{"id":492565,"url":"http://patchwork.ozlabs.org/api/1.0/series/492565/?format=json","date":"2026-02-18T14:58:01","name":"perf: add NVIDIA Tegra410 Uncore PMU support","version":2,"mbox":"http://patchwork.ozlabs.org/series/492565/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2197807/checks/","tags":{},"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-tegra@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=H3YsSqjT;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.234.253.10; helo=sea.lore.kernel.org;\n envelope-from=linux-tegra+bounces-12055-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"H3YsSqjT\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.61.39","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com","smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fGKRy2wKvz1xpl\n\tfor ; Thu, 19 Feb 2026 01:59:58 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 8839330247E6\n\tfor ; Wed, 18 Feb 2026 14:59:05 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 6B71033EB18;\n\tWed, 18 Feb 2026 14:59:05 +0000 (UTC)","from DM1PR04CU001.outbound.protection.outlook.com\n (mail-centralusazon11010039.outbound.protection.outlook.com [52.101.61.39])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 098D533EB0A;\n\tWed, 18 Feb 2026 14:59:03 +0000 (UTC)","from MN2PR22CA0024.namprd22.prod.outlook.com (2603:10b6:208:238::29)\n by DM4PR12MB6496.namprd12.prod.outlook.com (2603:10b6:8:bd::14) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9632.13; Wed, 18 Feb\n 2026 14:58:57 +0000","from BL02EPF0001A102.namprd05.prod.outlook.com\n (2603:10b6:208:238:cafe::ee) by MN2PR22CA0024.outlook.office365.com\n (2603:10b6:208:238::29) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9632.14 via Frontend Transport; Wed,\n 18 Feb 2026 14:58:57 +0000","from mail.nvidia.com (216.228.117.160) by\n BL02EPF0001A102.mail.protection.outlook.com (10.167.241.134) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9632.12 via Frontend Transport; Wed, 18 Feb 2026 14:58:57 +0000","from rnnvmail205.nvidia.com (10.129.68.10) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Wed, 18 Feb\n 2026 06:58:37 -0800","from rnnvmail201.nvidia.com (10.129.68.8) by rnnvmail205.nvidia.com\n (10.129.68.10) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Wed, 18 Feb\n 2026 06:58:36 -0800","from build-bwicaksono-noble-20251018.internal (10.127.8.11) by\n mail.nvidia.com (10.129.68.8) with Microsoft SMTP Server id 15.2.2562.20 via\n Frontend Transport; Wed, 18 Feb 2026 06:58:35 -0800"],"ARC-Seal":["i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1771426745; cv=fail;\n b=rKwWPo8nzUTd6ZDEaLkBw1gvQYNBIbX3VAd5lmlaFyqn9jBqGjeQhIB/z/Rcr6YdAUMI5UTv9KaQbGoCldLNrzo1I52mZGqGtlZnvSL/ytfGVnGLh3394zSuaS0nfeq2BvhZ1vIIKqPpwDHFfQupGZjrMQUPmflyEd2Jd5bxGo0=","i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=OrQ6urdblv9eD2sHwMc3pmitbEPfETnUBKoxmLK/SO2H3OqeXZnly+zG7/2t/lGTs2V7Z9aFspVIapNZ4VjDi8CgaX0uVJZeN34s2VdYGVT1CSKzWvfJAlRVxqpg9DWoQDAbE4q/3lC6+FJp8C7Cce1k+QTnuapmn+rP1IRmCuHuAoAZzlcyD0twCWbfh1B7Qi3UIIFm+iqVVIOTp+DFMVqe+G8XmAqJwbzuiYT+zsJ8DCxeVIw4CEU9KLcle0bQBJ/yKWOdxujMlMQ2N4ZyIEf0XHjlzBSyDQx+uNeSWX6jtB6UacRPsNlkf9ReZqsnJ+ePWnhU7xooCuW9/Y12jA=="],"ARC-Message-Signature":["i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1771426745; c=relaxed/simple;\n\tbh=rkgw7J7aEvhAwZhMhXaFpGYgfoAG4myJoDTUjviIxpA=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=Um6dwTkMWnoLRS1rV93DnT8Qn8YeAyTd3n+BdvCx+7TmS0VMS4LojxTIf9ddaZnTNA5iyD2mwX+aYJCwVOgC16gPMHwImeHaYlzcyPe+ZyzHO0m9V9WhnTOW+DkHV4lC6olg81RuUeuNrTnf45V3xi1ziQ2uHfQoKgg9akc9VlM=","i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=TzJwW+rDIjSvp+cuZC55o3fEpLUEyBZm585x6s3jeuE=;\n b=U3jt8mFKkwe4WV4Tf6A72AA2bEsoU89d54m5KFhfTZilSSldsBp4ZgVlunOX6Lf9W7AF0o3KfM+3LwvmwKaIiq5WA4qglYgoXGkfXi8WnvjeCr/+TQYWHkgycNMU5n4QvrgsY6/f2Qzrzs3fOoIN2q6nZmhDYdVr8+2tCrZTYR5tKcB+bn90ehmhbI8FIODhDZpDargnrEPfi1m3IIlpMdl7nsaDdb3B8V8QKQahpwhg9DI5wcFz6Zn1lhenrOq8ARao/I+qsrfFCR+qJy89D0idr3XwbQwieIDt6WrfeQtYHSioITjUFKuXPASXEAuODZNeeFRFzE/I2AdvgTohDg=="],"ARC-Authentication-Results":["i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=H3YsSqjT; arc=fail smtp.client-ip=52.101.61.39","i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=TzJwW+rDIjSvp+cuZC55o3fEpLUEyBZm585x6s3jeuE=;\n b=H3YsSqjTcF0LuelprdUoR0Nor003nvDucfRigCW5R56DqREqipHZkBnjQOfok4nbd+9FMwsPrfjzTxwdYfOmjTgHcQeKGw0dH1S2jFXA4NT++4J4qCo3K/8cB62kKFlRxI7GLJGvmk52bX+F9tOBpZVfq1sUXA9tcKkKb6e3Qb2Ab2h7y7n0du99kWYdb5umclwB6zeQ7dgaqhsmheCLofZu+92xSJHb2D3vcZFWWCbxJXYFhwrCIee3wARpCSY3qNOZwxImir5HJEYDwepIJMZ5xK0CwX6x0DXndCQr4Lk65wuIqVg4g4xrw/MR4Rfs6O9cDEXU0TZnOllAVF7veA==","X-MS-Exchange-Authentication-Results":"spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;","Received-SPF":"Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C","From":"Besar Wicaksono ","To":", , ,\n\t","CC":", ,\n\t, , ,\n\t, , ,\n\t, , ,\n\t, , Besar Wicaksono\n\t","Subject":"[PATCH v2 3/8] perf/arm_cspmu: Add arm_cspmu_acpi_dev_get","Date":"Wed, 18 Feb 2026 14:58:04 +0000","Message-ID":"<20260218145809.1622856-4-bwicaksono@nvidia.com>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260218145809.1622856-1-bwicaksono@nvidia.com>","References":"<20260218145809.1622856-1-bwicaksono@nvidia.com>","Precedence":"bulk","X-Mailing-List":"linux-tegra@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Content-Type":"text/plain","X-NV-OnPremToCloud":"ExternallySecured","X-EOPAttributedMessage":"0","X-MS-PublicTrafficType":"Email","X-MS-TrafficTypeDiagnostic":"BL02EPF0001A102:EE_|DM4PR12MB6496:EE_","X-MS-Office365-Filtering-Correlation-Id":"0690fbb9-2d5b-4323-b2f0-08de6efe3e02","X-MS-Exchange-SenderADCheck":"1","X-MS-Exchange-AntiSpam-Relay":"0","X-Microsoft-Antispam":"\n\tBCL:0;ARA:13230040|36860700013|1800799024|376014|82310400026;","X-Microsoft-Antispam-Message-Info":"\n pwP0yMBONvzDt91T+vKoLRV3WPwbtD2bKu5ax7OIa1yYOwkzvjlf+SaiazAn0duVJeGrCMFLbMYH3ICNB0qZYQXQT/eZmlcB6ortgYfyMh3FT12DXjh6eonwVN+B3C01B8Cm3skDdAeNwZtwP2iPz1nwf5FbiSA5x0sMxS2/2bqXbKSR4AAAJIduXP7d123PF7TeMTVg3ZlZbyn2nBqYa0zuYg6E59dmEM71ekwIjAiBYooZN4nFZD+/r87odYNjSbU1LPz4rcjODku3GZbDTOkHvuz1HL44kRDQDQGZcEPcmlQzAYz9K+ByVFz8XjSTLcHxh5iVNa30hfdSxLT0m2YMeIP17svwkbBOYgR7ipOYmaCAP6aQAN6J79WD9TX0U0uSVXTCUoRbst2xGe+xVM1kUlrLRU5c6kL6OVtoUPI8ABKfWwb+2LWepWqp+7vqCevy5m63UVRA1iMo1JuqpLtp/Iz6gDjZyKgd7iV+W+JkoG7VppKF9VhvfsjUJlat6ZL35iSTQrP/9A6E5SpbfSeFC91g80W8iHy2d/bhBWXxGuYgWWKxG9Pjc8zESirROCygbJBxDoo3+vOXNUjUGv+OG9zyuJRkbKJUbmRAJxDr44frZVTAjc9wKsZpaDZzTE0vFFAjCCYV4A9h3QbzMR0tc39yCi5I2pOQoj2Y7KJ3pdVoaDN0Dm46ghnU1qIhBuv6cjLtanoc7wCGYtq7W+9BprTapRz/4ljz2O0nN+NfgiiO2V0/FfZVJiF244RyWKGqSPBsbNLo9hBlDqjX8QVIj2XnFR1MPokGjYkKvsKp0zo96+z9+ajoqnE3azys5aDficB/Efg9yswBjdslSAiYpWuySXUyW3+wFVgyhgW8ZsBU5eGcrSHz5iWBqGCM9QC7YZ41I2QumEw2uGAiRrftmxDaRQ5TFRe0Mvjozk1Hb9lMIHx65fWCDXW3AlJa1kOxeRPOIhfPSsL41dy3S2vx90uhIoarkUOe2q32LOkiMmQ5Csj8J3CP81eb7eujA6t/Ty2jpxY4+DZqlzGDluTBezpsD3ovautWSPWoVM6H+v75vDX1FyEijM7egPizNJ0rp2P07ujRI6dmSi1n+qeG7ALGhiFew8P9+BAMyABjX4PYK5Nz5S/w4VGCyPZmLHkANWX3/KIcGsLbzRSM8kNzInYzcGWho4zFt+fXjkUtw9O6tA4TKXilZmi189Pl71RkwYV3GqYfKPPs+pexp82thZl/0Ma9+FdNA5arM6Pf2lmRVUsnRgY14fQB4LA3QDM0xoIkI/zNdzmcgCGZ/hjKoMRAkm1tX3E5FTn4lru2UtfOeV0R+vWjUX+ADtB9e7P85xsKUNOMaDZAiNLPa3GCnTPxTYltEPJciO+UI2Y8NFchjTlCqvkYPdsJeAuuQo6iEmGXcKjIMebHRHrf14Z+1mq7jT4XA1SbLxEdJLX5f6uRyI9Julq1s0n+lYxZkv3ReiPdZZWkhG6BKws5c9ksSh0Un4LuygwZZ/Hjca/RJdz67gZ6JiX+HlvJQf7d/z4L6txrxoC1TbgmEL5vdMRG3EcKJn5+OPNDkxS/gec8v14ZYC/LP5mYiURKSHBPV1BXWDDKey05qjqiRqjq0W8GUVjnx3c9PRJp2gMnp9L0nYOBcpS8/0Sf7yRFcb4B9AxjUJ21z5/1DYrQ8n6OyA==","X-Forefront-Antispam-Report":"\n\tCIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(36860700013)(1800799024)(376014)(82310400026);DIR:OUT;SFP:1101;","X-MS-Exchange-AntiSpam-MessageData-ChunkCount":"1","X-MS-Exchange-AntiSpam-MessageData-0":"\n\t3GjFh1oTwA4z/hpY75nKrwiQwwAC37mx/FRxdQQ+lVGlWqwGY9nEbnTVvbBLh+blen07aKKh4f4X4FmdG1nuBte9oQnuGedL8r8BQlTCzhzt4BAyGrY4zgTkIvrhg3g5rMO1LvyIEvZxjxP2GbPKz9A/8iNIBMT7hG+GPJM+woSuowiAnWy/Bid2lmfELSZox8LZka/ifWp6l0h/NHAeVp8E2tXzsMwUgkExY7hOIOJexo+466W/HI0qTSIybOlU/+1sU9j6M1PpPGB0J5g2XrQxPj9/nFWGWWb44q2hh6Huk9E/ya7R8k/VPG9l9GhWuv4CvwK73NJ19grIHxOx4oAyI2yYrM6haBR3eFGSUMutnv2uOSsq3cU4KLkpBIRvBnBywu1exunf1fRrrYExvbtghGbe3VHcYWfm0ahA/EDlfjriQnibHKuAd9M+wY6l","X-OriginatorOrg":"Nvidia.com","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"18 Feb 2026 14:58:57.2450\n (UTC)","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 0690fbb9-2d5b-4323-b2f0-08de6efe3e02","X-MS-Exchange-CrossTenant-Id":"43083d15-7273-40c1-b7db-39efd9ccc17a","X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp":"\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]","X-MS-Exchange-CrossTenant-AuthSource":"\n\tBL02EPF0001A102.namprd05.prod.outlook.com","X-MS-Exchange-CrossTenant-AuthAs":"Anonymous","X-MS-Exchange-CrossTenant-FromEntityHeader":"HybridOnPrem","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"DM4PR12MB6496"},"content":"Add interface to get ACPI device associated with the\nPMU. This ACPI device may contain additional properties\nnot covered by the standard properties.\n\nReviewed-by: Ilkka Koskinen \nSigned-off-by: Besar Wicaksono \n---\n drivers/perf/arm_cspmu/arm_cspmu.c | 22 +++++++++++++++++++++-\n drivers/perf/arm_cspmu/arm_cspmu.h | 17 ++++++++++++++++-\n 2 files changed, 37 insertions(+), 2 deletions(-)","diff":"diff --git a/drivers/perf/arm_cspmu/arm_cspmu.c b/drivers/perf/arm_cspmu/arm_cspmu.c\nindex 34430b68f602..ab2479c048bb 100644\n--- a/drivers/perf/arm_cspmu/arm_cspmu.c\n+++ b/drivers/perf/arm_cspmu/arm_cspmu.c\n@@ -16,7 +16,7 @@\n * The user should refer to the vendor technical documentation to get details\n * about the supported events.\n *\n- * Copyright (c) 2022-2023, NVIDIA CORPORATION & AFFILIATES. All rights reserved.\n+ * Copyright (c) 2022-2026, NVIDIA CORPORATION & AFFILIATES. All rights reserved.\n *\n */\n \n@@ -1132,6 +1132,26 @@ static int arm_cspmu_acpi_get_cpus(struct arm_cspmu *cspmu)\n \n \treturn 0;\n }\n+\n+struct acpi_device *arm_cspmu_acpi_dev_get(const struct arm_cspmu *cspmu)\n+{\n+\tchar hid[16];\n+\tchar uid[16];\n+\tconst struct acpi_apmt_node *apmt_node;\n+\n+\tapmt_node = arm_cspmu_apmt_node(cspmu->dev);\n+\tif (!apmt_node || apmt_node->type != ACPI_APMT_NODE_TYPE_ACPI)\n+\t\treturn NULL;\n+\n+\tmemset(hid, 0, sizeof(hid));\n+\tmemset(uid, 0, sizeof(uid));\n+\n+\tmemcpy(hid, &apmt_node->inst_primary, sizeof(apmt_node->inst_primary));\n+\tsnprintf(uid, sizeof(uid), \"%u\", apmt_node->inst_secondary);\n+\n+\treturn acpi_dev_get_first_match_dev(hid, uid, -1);\n+}\n+EXPORT_SYMBOL_GPL(arm_cspmu_acpi_dev_get);\n #else\n static int arm_cspmu_acpi_get_cpus(struct arm_cspmu *cspmu)\n {\ndiff --git a/drivers/perf/arm_cspmu/arm_cspmu.h b/drivers/perf/arm_cspmu/arm_cspmu.h\nindex cd65a58dbd88..320096673200 100644\n--- a/drivers/perf/arm_cspmu/arm_cspmu.h\n+++ b/drivers/perf/arm_cspmu/arm_cspmu.h\n@@ -1,13 +1,14 @@\n /* SPDX-License-Identifier: GPL-2.0\n *\n * ARM CoreSight Architecture PMU driver.\n- * Copyright (c) 2022-2023, NVIDIA CORPORATION & AFFILIATES. All rights reserved.\n+ * Copyright (c) 2022-2026, NVIDIA CORPORATION & AFFILIATES. All rights reserved.\n *\n */\n \n #ifndef __ARM_CSPMU_H__\n #define __ARM_CSPMU_H__\n \n+#include \n #include \n #include \n #include \n@@ -255,4 +256,18 @@ int arm_cspmu_impl_register(const struct arm_cspmu_impl_match *impl_match);\n /* Unregister vendor backend. */\n void arm_cspmu_impl_unregister(const struct arm_cspmu_impl_match *impl_match);\n \n+#if defined(CONFIG_ACPI)\n+/**\n+ * Get ACPI device associated with the PMU.\n+ * The caller is responsible for calling acpi_dev_put() on the returned device.\n+ */\n+struct acpi_device *arm_cspmu_acpi_dev_get(const struct arm_cspmu *cspmu);\n+#else\n+static inline struct acpi_device *\n+arm_cspmu_acpi_dev_get(const struct arm_cspmu *cspmu)\n+{\n+\treturn NULL;\n+}\n+#endif\n+\n #endif /* __ARM_CSPMU_H__ */\n","prefixes":["v2","3/8"]}