{"id":2197539,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2197539/?format=json","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/1.0/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20260218-wakeirq_support-v7-3-0d4689830207@oss.qualcomm.com>","date":"2026-02-18T08:12:25","name":"[v7,3/3] PCI: Add support for PCIe WAKE# interrupt","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"bb4b467cd3515255ffde686a20e11c06255ff95c","submitter":{"id":89908,"url":"http://patchwork.ozlabs.org/api/1.0/people/89908/?format=json","name":"Krishna Chaitanya Chundru","email":"krishna.chundru@oss.qualcomm.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260218-wakeirq_support-v7-3-0d4689830207@oss.qualcomm.com/mbox/","series":[{"id":492519,"url":"http://patchwork.ozlabs.org/api/1.0/series/492519/?format=json","date":"2026-02-18T08:12:24","name":"PCI: Add support for PCIe WAKE# interrupt","version":7,"mbox":"http://patchwork.ozlabs.org/series/492519/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2197539/checks/","tags":{},"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=bQcCVZVL;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=ZZJKswC7;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-47541-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"bQcCVZVL\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"ZZJKswC7\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.180.131","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fG8QT6Jgdz1xpl\n\tfor ; Wed, 18 Feb 2026 19:13:05 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 6D49A3024A2C\n\tfor ; Wed, 18 Feb 2026 08:12:55 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 1A1C331770B;\n\tWed, 18 Feb 2026 08:12:55 +0000 (UTC)","from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 80968311971\n\tfor ; Wed, 18 Feb 2026 08:12:53 +0000 (UTC)","from pps.filterd (m0279872.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 61HN7e3S4060324\n\tfor ; Wed, 18 Feb 2026 08:12:52 GMT","from mail-pl1-f199.google.com (mail-pl1-f199.google.com\n [209.85.214.199])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4cd1qx125k-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor ; Wed, 18 Feb 2026 08:12:52 +0000 (GMT)","by mail-pl1-f199.google.com with SMTP id\n d9443c01a7336-2aad3f8367bso60794425ad.0\n for ; Wed, 18 Feb 2026 00:12:52 -0800 (PST)","from hu-krichai-hyd.qualcomm.com ([202.46.23.25])\n by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2ad1a9d624esm118123685ad.49.2026.02.18.00.12.45\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 18 Feb 2026 00:12:50 -0800 (PST)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1771402375; cv=none;\n b=tqGW0uh7XpUENrl6p1psMS03aeKYQTB4TOiYpGsh8UnGBQSiGv9/Ck7cOnlOhxjxNx/YlgFmKcYYTxAdIEhiqXsBA2P4QOI6aC1zPRA8HVvAPon/jswoCGiR1V8jA50jxgQoTjnXQkW7oMgqkIpthmDveZ9s+7bNheXGPrwWQEA=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1771402375; c=relaxed/simple;\n\tbh=YyvIpWrTFLi6XlA78epLgR4oDc+qO1nmiVhSzx9chWw=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=TRAFuHRjbVY9/cJ7yIKlVmTOV8X1gWApL81izsZEtPDsOU1CRC4A0UDNdA8dV3ljq/tMwtGfiBkB6Mnt3w7bU3Pfxu9P+vhR5b/yodLZzU00XkRizLnHQhJ0lribdVYPApUL46uvnqiJD4u1wmH/I1Zkc4f/eJCskMarDXoXZi8=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=bQcCVZVL;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=ZZJKswC7; arc=none smtp.client-ip=205.220.180.131","DKIM-Signature":["v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\tfygRWP8pcLbQ34jhJxnxGK22lbC+YAxbQQyhOVa/yJs=; b=bQcCVZVLa3xhQUCe\n\tcX0vsq84LQfdwfq8BWnjE3XhMCpMDjPCWIOEONVNqGX2vVug6wBSVClvAbUMd5da\n\tuSHUvUm5DVOASlwu1gKUfrb9uxuYYhmOsTQvFdK28gz85sbnaUTqhLfp+TcZedbF\n\tg15TAoGBcfLoz1d6MAPBle88GHbGywPQ6WJU8MOrOUWJPRxcpM9h4sDDBX6Xja4r\n\tdfb9FxTRu7u/0n4hVBGFzyNQorReOtAL2Z/37ep9vGdsosL60mTd5sqymb4xF9NX\n\tBIP/F013UK1n4yF+SDsGUCCfVQm752UdSg/VH3LMT58pFb6nUCJeC8RNaQPV1gNZ\n\tnU8oCg==","v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1771402371; x=1772007171;\n darn=vger.kernel.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to;\n bh=fygRWP8pcLbQ34jhJxnxGK22lbC+YAxbQQyhOVa/yJs=;\n b=ZZJKswC7DSpjI8+ZGf0HA6wxBSNL971o+UCsbsSRssiw2W7IvZPxEaNPhPbRDG4O4h\n 0Hhw3WwGO0csX9DqDx5QyQEyiFiQBfyWg31NBrHmC8A7/OLNS4390PTKnILrFeVd7Nu+\n DPZkf7H2RT7r9b/r8KvcvQe4Gigl4vluBUT/kbWwI+9qP92Se3oc5T8W9YsrsyI1AKwz\n dunpcSt4eaPWy9NFsUV2EYyrN6Us6w9ny2iRV20cR8O7UXal3Q+jCEls8E6RsZjOHisR\n voDPFOhFZnZex9bU1sTXMJQWCP2+pjMXpbS/mtf7IUvSF6VSQg/JZIbhnak1zzIamsWp\n 0DAg=="],"X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1771402371; x=1772007171;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=fygRWP8pcLbQ34jhJxnxGK22lbC+YAxbQQyhOVa/yJs=;\n b=UTX6kh/at0ARgp2A913UqIDhSIDGKgJjMOhf58yFlYKWXV+tUAAlFsLPiEIoxHRwxg\n z5sNP5ZvZLDx2+Xhb6I+C+We4jKrIxWJEjxBmef7ILqs7HF0o3Hh7iNtNrKcyq/N2Jrj\n gYJfhHtF4Q+cza+wcp5cwjU7AZ8c2o9kBWR7aMTEnLTfHtcUSKa9rMpjMvnbYyDkfCCv\n qxRRg6KMlSep7mOesWi1d/0FDxhu14/6sTl2JQgPSUv5qNEQogFP7iFPc14bX+itIwy6\n 5ylG162XgJPpRBy9rcW76nim6MRqefEo3cKk4IoDnCUBgoJUQ4IMmFrSoCzqXAnW/X+x\n u8eg==","X-Forwarded-Encrypted":"i=1;\n AJvYcCWJxrFUwfnFU3OkXF5cB+4UvoMy6/3mR3Lxzv5rZfYwVAVqPRWMy8o8vhfB6KemjCUA7XEh9FxIUtU=@vger.kernel.org","X-Gm-Message-State":"AOJu0YzOOCEvNJ+JLrQ4Xj4OaIHuDpWF4RUw158vTDhW17S5G3qyBXca\n\tF4TrIhyphW59hmqIlDwpuyUIEyMZJLmIf6hA1Z5wqNhmxFBKiuGbWQF3kOD6HBnfhce7x8jn+8E\n\tXgwjfHdF01NUUeUN0hkJFL2rXY6/X4auMgmQ9CS3IpnOc+EkWiDLJaxLeJPYH6EU=","X-Gm-Gg":"AZuq6aLqJE0zntmiWprBOJtCm13rTRYKRTWp6DLFvH7x7Fz89FdBg9bAswHAeKZu2nw\n\teEAVnj2oN0fyh9jjLJ+u8S3uxM1kkYVeDdfY4JWrwaVh3esNjTriik49UFz8Cqsg2Vh9DzGDfCv\n\tbGH43nvAhFz2WFFCIE5wqEVRp7B6SN1df7lh1NgrHyiEg+NAsPUl3haT8n14UqC19I1vC92eYSt\n\tWqnVw+Z3WZQXdnCyw1MmaMe8J/CwhQOQHAcbhGuZYLUk9jwr0G59kMx64qT85f5Xr4cDDQ07UVc\n\tV9G1LxlO4oqR6f2CHxQrY6EzSMVqHibYPGWhhAdzunLDWDlyrvssUdRXhYAEHvWIJyqlsFGnYi7\n\tU0ISvNpDBBqCXgBFWF8jePb7jjgK4WToHLHMnGP7S0w27lHnhO3G4mXWQ","X-Received":["by 2002:a17:903:2b10:b0:2a9:5b48:2b57 with SMTP id\n d9443c01a7336-2ad1754a10cmr133301845ad.45.1771402371304;\n Wed, 18 Feb 2026 00:12:51 -0800 (PST)","by 2002:a17:903:2b10:b0:2a9:5b48:2b57 with SMTP id\n d9443c01a7336-2ad1754a10cmr133301625ad.45.1771402370825;\n Wed, 18 Feb 2026 00:12:50 -0800 (PST)"],"From":"Krishna Chaitanya Chundru ","Date":"Wed, 18 Feb 2026 13:42:25 +0530","Subject":"[PATCH v7 3/3] PCI: Add support for PCIe WAKE# interrupt","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"7bit","Message-Id":"<20260218-wakeirq_support-v7-3-0d4689830207@oss.qualcomm.com>","References":"<20260218-wakeirq_support-v7-0-0d4689830207@oss.qualcomm.com>","In-Reply-To":"<20260218-wakeirq_support-v7-0-0d4689830207@oss.qualcomm.com>","To":"\"Rafael J. Wysocki\" , Len Brown ,\n Pavel Machek ,\n Greg Kroah-Hartman ,\n Danilo Krummrich ,\n Bjorn Helgaas ,\n Bartosz Golaszewski ,\n Linus Walleij ,\n Bartosz Golaszewski ,\n Linus Walleij ","Cc":"linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org,\n linux-pci@vger.kernel.org, linux-gpio@vger.kernel.org,\n quic_vbadigan@quicinc.com, quic_mrana@quicinc.com, sherry.sun@nxp.com,\n driver-core@lists.linux.dev,\n Krishna Chaitanya Chundru ","X-Mailer":"b4 0.14.2","X-Developer-Signature":"v=1; a=ed25519-sha256; t=1771402347; l=7967;\n i=krishna.chundru@oss.qualcomm.com; s=20230907; h=from:subject:message-id;\n bh=YyvIpWrTFLi6XlA78epLgR4oDc+qO1nmiVhSzx9chWw=;\n b=T9yc43Z0e8+NjXJSIlHu3tdFO6HaY32cKsWHdKZZ2VqhHBCDBrlY90crKCb6DxcOXTnxOfSLF\n 9SUKBwO4bV5D1Zrj1R2rRIXSVgYARNPyuZm3lMN/9oxEZq/mzzo65Bk","X-Developer-Key":"i=krishna.chundru@oss.qualcomm.com; a=ed25519;\n pk=10CL2pdAKFyzyOHbfSWHCD0X0my7CXxj8gJScmn1FAg=","X-Proofpoint-GUID":"ZxVLlNJ6ZXndhgBh-_yJdElPQ9pHktJm","X-Authority-Analysis":"v=2.4 cv=R7oO2NRX c=1 sm=1 tr=0 ts=69957484 cx=c_pps\n a=JL+w9abYAAE89/QcEU+0QA==:117 a=ZePRamnt/+rB5gQjfz0u9A==:17\n a=IkcTkHD0fZMA:10 a=HzLeVaNsDn8A:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22\n a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=NEAV23lmAAAA:8 a=KKAkSRfTAAAA:8\n a=ttF918e8ocTVMR-R1j4A:9 a=QEXdDO2ut3YA:10 a=324X-CrmTo6CU4MGRt3R:22\n a=cvBusfyB2V15izCimMoJ:22","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwMjE4MDA3MSBTYWx0ZWRfX/XErycsIH0hi\n yat5a+n2bM0VlWnz8+0ZjbevlhBzk90faf+qE5O4RU8BxRQW4+J8ZvzhMZN6jCjsg08f6T/vCNb\n FjsB2iXBb6f1JB639Ts9K8um/Iz6+LAROFS9rn+3oCy3fMrFij/pqJfsF8BG/TaK0eF5K2jOfQz\n 8irYlfoBagspOcmTZozAphR2pvPOK/2WY6ypt82hsQznqJBeYK41eAIWbQZwoZf/8nM2LLOz603\n iVwRO+aM8rrE60EMgsCr6glCykFF0iZOmAmG+NPtRF1bUVDDdRPH/+TWuGvxAPTFaHcpqwobtJ4\n 4GJdn6Tn1xwT4KtrAvwpF5GTSSaQTbNxR0jL5/JNPkWt6Fe79whlUE31O8cyhTQZ47vAtircUPx\n G3gzRR59C/WNnAkISiGHDy4AE99p7mYUBKUGOp7W0lsLSljPaZRKv7wUMJTt5JAgOpe9rZaa9uW\n QJ0QSYT2Uq8sVwyaKKA==","X-Proofpoint-ORIG-GUID":"ZxVLlNJ6ZXndhgBh-_yJdElPQ9pHktJm","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-02-17_04,2026-02-16_04,2025-10-01_01","X-Proofpoint-Spam-Details":"rule=outbound_notspam policy=outbound score=0\n clxscore=1015 adultscore=0 priorityscore=1501 impostorscore=0 phishscore=0\n lowpriorityscore=0 spamscore=0 suspectscore=0 bulkscore=0 malwarescore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602180071"},"content":"According to the PCI Express specification (PCIe r7.0, Section 5.3.3.2),\ntwo link wakeup mechanisms are defined: Beacon and WAKE#. Beacon is a\nhardware-only mechanism and is invisible to software (PCIe r7.0,\nSection 4.2.7.8.1). This change adds support for the WAKE# mechanism in\nthe PCI core.\n\nAccording to the PCIe specification, multiple WAKE# signals can exist in\na system or each component in the hierarchy could share a single WAKE#\nsignal. In configurations involving a PCIe switch, each downstream port\n(DSP) of the switch may be connected to a separate WAKE# line, allowing\neach endpoint to signal WAKE# independently. From figure 5.4 in sec\n5.3.3.2, WAKE# can also be terminated at the switch itself. To support\nthis, the WAKE# should be described in the device tree node of the\nendpoint/bridge. If all endpoints share a single WAKE# line, then each\nendpoint node should describe the same WAKE# signal or a single WAKE# in\nthe Root Port node.\n\nIn pci_device_add(), PCI framework will search for the WAKE# in device\nnode, If not found, it searches in its upstream port only if upstream port\nis Root Port. Once found, register for the wake IRQ in shared mode, as the\nWAKE# may be shared among multiple endpoints.\n\nWhen a device asserts WAKE#, PM core will wakeup the system, resume the\ndevice and its parent(s) in the hierarchy, which will cause the restoration\nof power and refclk to the device.\n\nWAKE# is added in dts schema and merged based on below links.\n\nLink: https://lore.kernel.org/all/20250515090517.3506772-1-krishna.chundru@oss.qualcomm.com/\nLink: https://github.com/devicetree-org/dt-schema/pull/170\nReviewed-by: Linus Walleij \nSigned-off-by: Krishna Chaitanya Chundru \n---\n drivers/pci/of.c | 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++\n drivers/pci/pci.c | 9 +++++++++\n drivers/pci/pci.h | 8 ++++++++\n drivers/pci/probe.c | 2 ++\n drivers/pci/remove.c | 1 +\n include/linux/pci.h | 2 ++\n 6 files changed, 77 insertions(+)","diff":"diff --git a/drivers/pci/of.c b/drivers/pci/of.c\nindex 9bb5f258759be3f1e23496f083353600a4ef6743..23248900253faafaf9509d87c531b454fca41798 100644\n--- a/drivers/pci/of.c\n+++ b/drivers/pci/of.c\n@@ -7,6 +7,7 @@\n #define pr_fmt(fmt)\t\"PCI: OF: \" fmt\n \n #include \n+#include \n #include \n #include \n #include \n@@ -15,6 +16,7 @@\n #include \n #include \n #include \n+#include \n #include \"pci.h\"\n \n #ifdef CONFIG_PCI\n@@ -586,6 +588,59 @@ int of_irq_parse_and_map_pci(const struct pci_dev *dev, u8 slot, u8 pin)\n \treturn irq_create_of_mapping(&oirq);\n }\n EXPORT_SYMBOL_GPL(of_irq_parse_and_map_pci);\n+\n+static void pci_configure_wake_irq(struct pci_dev *pdev, struct gpio_desc *wake)\n+{\n+\tint ret, wake_irq;\n+\n+\twake_irq = gpiod_to_irq(wake);\n+\tif (wake_irq < 0) {\n+\t\tpci_err(pdev, \"Failed to get wake irq: %d\\n\", wake_irq);\n+\t\treturn;\n+\t}\n+\n+\tdevice_init_wakeup(&pdev->dev, true);\n+\n+\tret = dev_pm_set_dedicated_shared_wake_irq(&pdev->dev, wake_irq,\n+\t\t\t\t\t\t IRQ_TYPE_EDGE_FALLING);\n+\tif (ret < 0) {\n+\t\tpci_err(pdev, \"Failed to set wake IRQ: %d\\n\", ret);\n+\t\tdevice_init_wakeup(&pdev->dev, false);\n+\t}\n+}\n+\n+void pci_configure_of_wake_gpio(struct pci_dev *dev)\n+{\n+\tstruct device_node *dn = pci_device_to_OF_node(dev);\n+\tstruct pci_dev *upstream;\n+\tstruct gpio_desc *gpio;\n+\n+\tif (!dn)\n+\t\treturn;\n+\n+\tgpio = fwnode_gpiod_get(of_fwnode_handle(dn), \"wake\",\n+\t\t\t\tGPIOD_IN | GPIOD_FLAGS_BIT_NONEXCLUSIVE, NULL);\n+\tif (IS_ERR(gpio)) {\n+\t\t/*\n+\t\t * In case the entire topology shares a single WAKE# signal, look for it\n+\t\t * in the upstream bridge node. But if it is not Root Port, then skip it.\n+\t\t */\n+\t\tupstream = pci_upstream_bridge(dev);\n+\t\tif (upstream && pci_is_root_bus(upstream->bus) && upstream->wake)\n+\t\t\tpci_configure_wake_irq(dev, upstream->wake);\n+\t} else {\n+\t\tdev->wake = gpio;\n+\t\tpci_configure_wake_irq(dev, gpio);\n+\t}\n+}\n+\n+void pci_remove_of_wake_gpio(struct pci_dev *dev)\n+{\n+\tdev_pm_clear_wake_irq(&dev->dev);\n+\tdevice_init_wakeup(&dev->dev, false);\n+\tgpiod_put(dev->wake);\n+\tdev->wake = NULL;\n+}\n #endif\t/* CONFIG_OF_IRQ */\n \n static int pci_parse_request_of_pci_ranges(struct device *dev,\ndiff --git a/drivers/pci/pci.c b/drivers/pci/pci.c\nindex f3244630bfd05b15d52f866d80a015ed21f98f49..225cb861b3425700fc0d9d4805f5d9efcaab6f56 100644\n--- a/drivers/pci/pci.c\n+++ b/drivers/pci/pci.c\n@@ -1123,6 +1123,15 @@ static inline bool platform_pci_bridge_d3(struct pci_dev *dev)\n \treturn acpi_pci_bridge_d3(dev);\n }\n \n+void platform_pci_configure_wake(struct pci_dev *dev)\n+{\n+\treturn pci_configure_of_wake_gpio(dev);\n+}\n+\n+void platform_pci_remove_wake(struct pci_dev *dev)\n+{\n+\treturn pci_remove_of_wake_gpio(dev);\n+}\n /**\n * pci_update_current_state - Read power state of given device and cache it\n * @dev: PCI device to handle.\ndiff --git a/drivers/pci/pci.h b/drivers/pci/pci.h\nindex 13d998fbacce6698514d92500dfea03cc562cdc2..22709573e41caf0ed45b20ee7ded5963f55aa9fe 100644\n--- a/drivers/pci/pci.h\n+++ b/drivers/pci/pci.h\n@@ -282,6 +282,8 @@ void pci_msix_init(struct pci_dev *dev);\n bool pci_bridge_d3_possible(struct pci_dev *dev);\n void pci_bridge_d3_update(struct pci_dev *dev);\n int pci_bridge_wait_for_secondary_bus(struct pci_dev *dev, char *reset_type);\n+void platform_pci_configure_wake(struct pci_dev *dev);\n+void platform_pci_remove_wake(struct pci_dev *dev);\n \n static inline bool pci_bus_rrs_vendor_id(u32 l)\n {\n@@ -1195,6 +1197,9 @@ void pci_release_of_node(struct pci_dev *dev);\n void pci_set_bus_of_node(struct pci_bus *bus);\n void pci_release_bus_of_node(struct pci_bus *bus);\n \n+void pci_configure_of_wake_gpio(struct pci_dev *dev);\n+void pci_remove_of_wake_gpio(struct pci_dev *dev);\n+\n int devm_of_pci_bridge_init(struct device *dev, struct pci_host_bridge *bridge);\n bool of_pci_supply_present(struct device_node *np);\n int of_pci_get_equalization_presets(struct device *dev,\n@@ -1240,6 +1245,9 @@ static inline int devm_of_pci_bridge_init(struct device *dev, struct pci_host_br\n \treturn 0;\n }\n \n+static inline void pci_configure_of_wake_gpio(struct pci_dev *dev) { }\n+static inline void pci_remove_of_wake_gpio(struct pci_dev *dev) { }\n+\n static inline bool of_pci_supply_present(struct device_node *np)\n {\n \treturn false;\ndiff --git a/drivers/pci/probe.c b/drivers/pci/probe.c\nindex 2975974f35e88b5025701d2b721df8386419de8d..7f5132c0c8de36a6ec2775468a3d4e5156a046d0 100644\n--- a/drivers/pci/probe.c\n+++ b/drivers/pci/probe.c\n@@ -2771,6 +2771,8 @@ void pci_device_add(struct pci_dev *dev, struct pci_bus *bus)\n \t/* Establish pdev->tsm for newly added (e.g. new SR-IOV VFs) */\n \tpci_tsm_init(dev);\n \n+\tplatform_pci_configure_wake(dev);\n+\n \tpci_npem_create(dev);\n \n \tpci_doe_sysfs_init(dev);\ndiff --git a/drivers/pci/remove.c b/drivers/pci/remove.c\nindex e9d519993853f92f1810d3eff9f44ca7e3e1abd9..d781b41e57c4444077075690cec926a9fe15334f 100644\n--- a/drivers/pci/remove.c\n+++ b/drivers/pci/remove.c\n@@ -35,6 +35,7 @@ static void pci_destroy_dev(struct pci_dev *dev)\n \tif (pci_dev_test_and_set_removed(dev))\n \t\treturn;\n \n+\tplatform_pci_remove_wake(dev);\n \tpci_doe_sysfs_teardown(dev);\n \tpci_npem_remove(dev);\n \ndiff --git a/include/linux/pci.h b/include/linux/pci.h\nindex 1c270f1d512301de4d462fe7e5097c32af5c6f8d..d1e08df8a8deaa87780589f23242767fdcdba541 100644\n--- a/include/linux/pci.h\n+++ b/include/linux/pci.h\n@@ -586,6 +586,8 @@ struct pci_dev {\n \t/* These methods index pci_reset_fn_methods[] */\n \tu8 reset_methods[PCI_NUM_RESET_METHODS]; /* In priority order */\n \n+\tstruct gpio_desc *wake; /* Holds WAKE# gpio */\n+\n #ifdef CONFIG_PCIE_TPH\n \tu16\t\ttph_cap;\t/* TPH capability offset */\n \tu8\t\ttph_mode;\t/* TPH mode */\n","prefixes":["v7","3/3"]}