{"id":2197352,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2197352/?format=json","project":{"id":21,"url":"http://patchwork.ozlabs.org/api/1.0/projects/21/?format=json","name":"Linux Tegra Development","link_name":"linux-tegra","list_id":"linux-tegra.vger.kernel.org","list_email":"linux-tegra@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20260217173457.18628-9-akhilrajeev@nvidia.com>","date":"2026-02-17T17:34:57","name":"[8/8] arm64: tegra: Add iommu-map and enable GPCDMA in Tegra264","commit_ref":null,"pull_url":null,"state":"superseded","archived":false,"hash":"4b9fff7346b96708304fa518038203bc55df9500","submitter":{"id":81965,"url":"http://patchwork.ozlabs.org/api/1.0/people/81965/?format=json","name":"Akhil R","email":"akhilrajeev@nvidia.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-tegra/patch/20260217173457.18628-9-akhilrajeev@nvidia.com/mbox/","series":[{"id":492464,"url":"http://patchwork.ozlabs.org/api/1.0/series/492464/?format=json","date":"2026-02-17T17:34:49","name":"Add GPCDMA support in Tegra264","version":1,"mbox":"http://patchwork.ozlabs.org/series/492464/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2197352/checks/","tags":{},"headers":{"Return-Path":"\n <linux-tegra+bounces-12019-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-tegra@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=iI45BF76;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-tegra+bounces-12019-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"iI45BF76\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.46.5","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com","smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fFn0H1BFVz1xwD\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 18 Feb 2026 04:37:35 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id B84A130309AA\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 17 Feb 2026 17:37:23 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id DC6A2371070;\n\tTue, 17 Feb 2026 17:37:22 +0000 (UTC)","from CO1PR03CU002.outbound.protection.outlook.com\n (mail-westus2azon11010005.outbound.protection.outlook.com [52.101.46.5])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 8A0B637105F;\n\tTue, 17 Feb 2026 17:37:21 +0000 (UTC)","from SJ0PR03CA0120.namprd03.prod.outlook.com (2603:10b6:a03:333::35)\n by BN7PPF02710D35B.namprd12.prod.outlook.com (2603:10b6:40f:fc02::6c4) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9611.16; Tue, 17 Feb\n 2026 17:37:18 +0000","from MWH0EPF000A6735.namprd04.prod.outlook.com\n (2603:10b6:a03:333:cafe::3e) by SJ0PR03CA0120.outlook.office365.com\n (2603:10b6:a03:333::35) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9632.13 via Frontend Transport; Tue,\n 17 Feb 2026 17:37:17 +0000","from mail.nvidia.com (216.228.118.233) by\n MWH0EPF000A6735.mail.protection.outlook.com (10.167.249.27) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9632.12 via Frontend Transport; Tue, 17 Feb 2026 17:37:17 +0000","from drhqmail203.nvidia.com (10.126.190.182) by mail.nvidia.com\n (10.127.129.6) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 17 Feb\n 2026 09:36:53 -0800","from drhqmail202.nvidia.com (10.126.190.181) by\n drhqmail203.nvidia.com (10.126.190.182) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Tue, 17 Feb 2026 09:36:53 -0800","from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com\n (10.126.190.181) with Microsoft SMTP Server id 15.2.2562.20 via Frontend\n Transport; Tue, 17 Feb 2026 09:36:50 -0800"],"ARC-Seal":["i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1771349842; cv=fail;\n b=Qf8b9n1farbEJT4+D3LFKh09a3ulJXAL6QV84/JLBmqEeG9v374ZXeMl/Wu2qgdFUFCH3pOgLLH8cJN9TE417URFP7LvO85mUQ3cUNu9i/4ooHpa1VOnT9uzkVrf3Msn254JZWXgXM+m4oOD57KdL/sUG5IR6sLgzQTG2mwj8C8=","i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=gzZxJnMtY/louqk+ILzyaArY60mSpaZPInhJ4mkjA8kqOht/WVu7g0rUQfNGLk75GZBuoBcKW4eZvYi1VrFiABRNtBYo4TsRc5VPKHqISwLBm3nwAiSCsBIou/zTXFzJXIw/QZUXQnLKQtwKJn9uW7EwFRmAF/N9rTk1VY18wBaYVtyxT7fSG30TO8L740HJvbovkcXS9WnpdTwgI0hLtGQ66RQmmnQGUOTzgYRLsYdjbSaPthVNVKKa3L5J5CdGQEbpw4IIEiaSBe79fyvCbqVRAuaNYqS/GnEtEAeKKqqgW8N7YodS61Y3phGJHVuLcXi9exTSgkprxfbtvoXXBA=="],"ARC-Message-Signature":["i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1771349842; c=relaxed/simple;\n\tbh=X2Lk/VCr+5ARHSYFU+/+CJh33JtHpkHjBRwFqfdoBCQ=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=hULDVDxP8NsmZlIVsKbAShPlgx0lVH2Klgd+VW+rJWVz2jvWT2CBIO9edzr9Kbc3MFXBOsxCijsmscMKiweph1cp5jmXvGBYURIWb1DhqEPzy3T8oZvnNW+pMc0empJxo6uoyPxzIMlvAWutPQDhEMAmKMuEnSKAu3OoSoGT6pI=","i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=PNvf8YXXR41tQpXIKcz5z9EU304AdrvbU+QfhjqBDJI=;\n b=aGHLo/Fvq5M4hE3nm7k/4vTXC6Rw00avR/CNnEpCsBl4FMrf22b6ZtbNT2HBen5sAeHpS2D1QjG+ALgh9gb9IvbLKdm+TvOddj5dUxxD7c8+ZrKrOhkrqw4yLm8E+sGz1E2kk9yiKpIxgaU7bho/KXoYJpWNajZUvulO3GEzxT8GUEqZVvuBB1oKZRW0xgqeDhp90ujoXnyanlq8DF6pn8bZeQDVBl/CrKvffgFRpjNEC4S4etTqohv7CgU/YpWc9VtNjSqnFs/Ngdmi6k5rkG4wBJLVeB/M28v4eIBzGZi9hhfFQiJO1YgIw6RrK/SZHTutHWK2Dvic4yUBXeDhOQ=="],"ARC-Authentication-Results":["i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=iI45BF76; arc=fail smtp.client-ip=52.101.46.5","i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.118.233) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=PNvf8YXXR41tQpXIKcz5z9EU304AdrvbU+QfhjqBDJI=;\n b=iI45BF76GoUEOlpREUXDQcsTYYz7wJb/OTBzYwDFAP5KtPvTOT0NqnIadx54XHlExs6AyStG5IK3rFcME59/dhhUfZHUi8Nbr0gmq8cUsK51t6hWrLHXmuK1vMOVI+B6GZ28YQ4P7xzCt+0srZq2WzpIg/lfyqAws7jA2Fpexxz12w4C92nMGcX6BRAlQ+cFyxa6zipvhU5NyMcnYMVL42Ua+QRmpIrkQLzviJ+7sNlanZCg5OOVqsujwyWBQfxcu+W/Kk5Gh2PS29j6p0iuNhcY9j1KS1tLKPswPI6kk3nKpqSNs1vJVe+s/2bqBasAnoZCNWUFN+owZ552uOxMBA==","X-MS-Exchange-Authentication-Results":"spf=pass (sender IP is 216.228.118.233)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;","Received-SPF":"Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.118.233 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.118.233; helo=mail.nvidia.com; pr=C","From":"Akhil R <akhilrajeev@nvidia.com>","To":"<dmaengine@vger.kernel.org>, <linux-tegra@vger.kernel.org>","CC":"<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,\n\t<vkoul@kernel.org>, <Frank.Li@kernel.org>, <robh@kernel.org>,\n\t<krzk+dt@kernel.org>, <conor+dt@kernel.org>, <thierry.reding@gmail.com>,\n\t<jonathanh@nvidia.com>, <p.zabel@pengutronix.de>, Akhil R\n\t<akhilrajeev@nvidia.com>","Subject":"[PATCH 8/8] arm64: tegra: Add iommu-map and enable GPCDMA in Tegra264","Date":"Tue, 17 Feb 2026 23:04:57 +0530","Message-ID":"<20260217173457.18628-9-akhilrajeev@nvidia.com>","X-Mailer":"git-send-email 2.50.1","In-Reply-To":"<20260217173457.18628-1-akhilrajeev@nvidia.com>","References":"<20260217173457.18628-1-akhilrajeev@nvidia.com>","Precedence":"bulk","X-Mailing-List":"linux-tegra@vger.kernel.org","List-Id":"<linux-tegra.vger.kernel.org>","List-Subscribe":"<mailto:linux-tegra+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-tegra+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","X-NVConfidentiality":"public","Content-Transfer-Encoding":"8bit","Content-Type":"text/plain","X-NV-OnPremToCloud":"ExternallySecured","X-EOPAttributedMessage":"0","X-MS-PublicTrafficType":"Email","X-MS-TrafficTypeDiagnostic":"MWH0EPF000A6735:EE_|BN7PPF02710D35B:EE_","X-MS-Office365-Filtering-Correlation-Id":"1066cab6-c3d3-43f1-838e-08de6e4b3232","X-MS-Exchange-SenderADCheck":"1","X-MS-Exchange-AntiSpam-Relay":"0","X-Microsoft-Antispam":"\n\tBCL:0;ARA:13230040|36860700013|376014|7416014|82310400026|1800799024;","X-Microsoft-Antispam-Message-Info":"\n yw1bX8HLhBGtwJFEvnZTUN2vffTzkFgL5bJanCGKEx39N3r8A3zEFJvj3bNw6hEzHtetFe1BP34J5IW7kTCFzhmsP28mxsWePhlfB/eis30riSUsW747VmtSZa6iOv9yTzTN5VIaXyc+4VqaFaJaFPusIQHATWVdF4ZjAIC128NKihiToFpxVp+pHNzlqhcLHxRj8vwiGhq54OO0Sd2ZRmtqMotTW85AHnL4C5aWBZbNOjFV8pFWO8I3FO/4rcUVlJf4QycQdHktru9yuYwqW/BYIR+azlX42nyePpjtf+zUYMKUqkUeWdb0btUG4yX43X/XZlpfS3/R7gTpX486vg2O5xmyORziQ+Jr1UTxJxPsCHPpDki3SH1EGuVePQQOISoHdZPM4Th5UJKdOT58Zl6ZWJ+IDz3NfTkvLj3Htg+r2MDjrjZ0A5Wp7diRJlB7BF1wQ79HjpMxbkvWO9Z4sCyFtR5fZ88D+YrWTJmAqgl2fjyP0Wm6gKvqCnueI9n29ZqntUa4vmNZ1q7n1gyjoV+bFH95gkAgC+L8XmTHow6BL/WyNNm5t6b6rc+zSg3ZRRdurT4lKtWiVqnxWrWHGONOywkJR8hHNi9cDKrIZ0hRjDa8xzlffE5u9eOGxzAuzd/V21xZOXVjydgkrY6NWIyY8pTRblUSne7EnRyow2ycbXxgfC+gvoqIhj94DhFs7YAfmXXppEKb15rMSFLO4qEf5CZ0yvOSvnBKb6arW4zNahf5ceK5nxCzGFRn7n0m8MCcLPwe4nJT56SgCOlvM2s/xQtRwJsCQ0tYt4j1DS0aGVd3btorQ4mRHEKiL92hVLaWvy2mJaCUn1sBFUXZkBGx+ZYfhQJZNmEyRmb51VKfnfmwllsa24h0g6KxF/TzSkMHAljQ+ld74oq0i2CyE50tPVRCbVPu0QDTP/LSeaoeNuEnyYJxVGeeN8kLbhphiucQ0LGBIVhQhODZZz0pLnZDHDk0iJteg/cceKxaOEDpA+ic5ivccj7XCGpqms7RAlrA9OmgJdRXZv6ehy/GKb802NDwKk+iBzreq8JvXjwUotGnZhzrsUUT0C8bgXm4sR3K4tpqIi09qd/6XovnPXpiayeP6NqiEmNYyl305C2GrlyjxlC2jhHcQc49VmwkmU+QurDuNxZpZYduNNqJn09jtRg6xiSGcCD6tLy7uWjhCSzPNNrNkMFlOH01PjvqJREYvchQqNRIvxF3kkAxe+uSK54r65U2BqGvsW5SnzNgjW2gwPOOowPTRvteAGvk3FgdCzJGueXmVynLKjjBoqFg5nKj5zaLsYYLKksJEkgL/1f+iQVkaUgyjL8689ZWA+bGZivy6k/tWONMDdAu0zttiQIpG1SC5E3Wwok2hxbj/aCBU8HgPXdjFF/X2LEWn41hAVsR7hCLib4iZvV+2Zb+JupBTORpLvw81fuh/WIsY8BpBTYQ7aV5XI/7yg00bW4aWw2Ll/EoKiwFzS8t5KvtknwPOn2nzh1tL/0d0oFBktfhQn08f5w601KoaHlGM6M7kjt0CLVITCqLNMBxIrAvg2XMOxXAGZqa4qqi82xSfxDE6UFDJ8aFUZGanDYj7mrXMQ1Q4PsbHJr+zTuzKY+hu4MVkRuxlcu5prs25xDx6ABhaBxYyiJ6BI894kv4sKT/NchqER1jfvo/g29Kaw==","X-Forefront-Antispam-Report":"\n\tCIP:216.228.118.233;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge2.nvidia.com;CAT:NONE;SFS:(13230040)(36860700013)(376014)(7416014)(82310400026)(1800799024);DIR:OUT;SFP:1101;","X-MS-Exchange-AntiSpam-MessageData-ChunkCount":"1","X-MS-Exchange-AntiSpam-MessageData-0":"\n\trIRS36lDqPyOYO8dPm3e5zbzMV7NrvHl8+rcZTVlPnB137eJqFFmQLou5xi6W97xyumtPmavNSAXEYqeA8m8J/iuWDJiuBN2GVfkMvhiBHC2palLvXjVFfgqjvC+3wyX1xqTOsfo7fy+UQCKMiwHW7HtMXZnREz3hpVQYv0I3p2zOZiD/zQsA8TQvAt3EM3TfkAS7gHLZfUbn2tvjbvBINOMYnu/2o1leNDtdAEuSBBB1q+x9nUIVC7tQwS8oMHXt1N6eVsix8f/D/Wvc1c6rAtmhzcPKYgUMoQYtXbXXYjALSNJplmaSMBLoNskST2cni44/WH2vUF0HJyqtJ3AMMJ+fPCdb03tJR5znK5qfKm0kwDRRqRfOtZFRi1Iai7pu9I23E1a2D2bij6ts+W2/iyrIin01OunzX/Ed3WdF/q5OV9mF4fCf7WMjq4yHN+s","X-OriginatorOrg":"Nvidia.com","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"17 Feb 2026 17:37:17.5967\n (UTC)","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 1066cab6-c3d3-43f1-838e-08de6e4b3232","X-MS-Exchange-CrossTenant-Id":"43083d15-7273-40c1-b7db-39efd9ccc17a","X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp":"\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.233];Helo=[mail.nvidia.com]","X-MS-Exchange-CrossTenant-AuthSource":"\n\tMWH0EPF000A6735.namprd04.prod.outlook.com","X-MS-Exchange-CrossTenant-AuthAs":"Anonymous","X-MS-Exchange-CrossTenant-FromEntityHeader":"HybridOnPrem","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"BN7PPF02710D35B"},"content":"Add iommu-map and remove iommus in the GPCDMA controller node so\nthat each channel uses separate stream ID and gets its own IOMMU\ndomain for memory. Also enable GPCDMA for Tegra264.\n\nSigned-off-by: Akhil R <akhilrajeev@nvidia.com>\n---\n .../arm64/boot/dts/nvidia/tegra264-p3834.dtsi |  4 +++\n arch/arm64/boot/dts/nvidia/tegra264.dtsi      | 33 ++++++++++++++++++-\n 2 files changed, 36 insertions(+), 1 deletion(-)","diff":"diff --git a/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi b/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi\nindex 7e2c3e66c2ab..c8beb616964a 100644\n--- a/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi\n+++ b/arch/arm64/boot/dts/nvidia/tegra264-p3834.dtsi\n@@ -16,6 +16,10 @@ serial@c4e0000 {\n \t\tserial@c5a0000 {\n \t\t\tstatus = \"okay\";\n \t\t};\n+\n+\t\tdma-controller@8400000 {\n+\t\t\tstatus = \"okay\";\n+\t\t};\n \t};\n \n \tbus@8100000000 {\ndiff --git a/arch/arm64/boot/dts/nvidia/tegra264.dtsi b/arch/arm64/boot/dts/nvidia/tegra264.dtsi\nindex 7644a41d5f72..0317418c95d3 100644\n--- a/arch/arm64/boot/dts/nvidia/tegra264.dtsi\n+++ b/arch/arm64/boot/dts/nvidia/tegra264.dtsi\n@@ -3243,7 +3243,38 @@ gpcdma: dma-controller@8400000 {\n \t\t\t\t     <GIC_SPI 614 IRQ_TYPE_LEVEL_HIGH>,\n \t\t\t\t     <GIC_SPI 615 IRQ_TYPE_LEVEL_HIGH>;\n \t\t\t#dma-cells = <1>;\n-\t\t\tiommus = <&smmu1 0x00000800>;\n+\t\t\tiommu-map =\n+\t\t\t\t<1  &smmu1 0x801 1>,\n+\t\t\t\t<2  &smmu1 0x802 1>,\n+\t\t\t\t<3  &smmu1 0x803 1>,\n+\t\t\t\t<4  &smmu1 0x804 1>,\n+\t\t\t\t<5  &smmu1 0x805 1>,\n+\t\t\t\t<6  &smmu1 0x806 1>,\n+\t\t\t\t<7  &smmu1 0x807 1>,\n+\t\t\t\t<8  &smmu1 0x808 1>,\n+\t\t\t\t<9  &smmu1 0x809 1>,\n+\t\t\t\t<10 &smmu1 0x80a 1>,\n+\t\t\t\t<11 &smmu1 0x80b 1>,\n+\t\t\t\t<12 &smmu1 0x80c 1>,\n+\t\t\t\t<13 &smmu1 0x80d 1>,\n+\t\t\t\t<14 &smmu1 0x80e 1>,\n+\t\t\t\t<15 &smmu1 0x80f 1>,\n+\t\t\t\t<16 &smmu1 0x810 1>,\n+\t\t\t\t<17 &smmu1 0x811 1>,\n+\t\t\t\t<18 &smmu1 0x812 1>,\n+\t\t\t\t<19 &smmu1 0x813 1>,\n+\t\t\t\t<20 &smmu1 0x814 1>,\n+\t\t\t\t<21 &smmu1 0x815 1>,\n+\t\t\t\t<22 &smmu1 0x816 1>,\n+\t\t\t\t<23 &smmu1 0x817 1>,\n+\t\t\t\t<24 &smmu1 0x818 1>,\n+\t\t\t\t<25 &smmu1 0x819 1>,\n+\t\t\t\t<26 &smmu1 0x81a 1>,\n+\t\t\t\t<27 &smmu1 0x81b 1>,\n+\t\t\t\t<28 &smmu1 0x81c 1>,\n+\t\t\t\t<29 &smmu1 0x81d 1>,\n+\t\t\t\t<30 &smmu1 0x81e 1>,\n+\t\t\t\t<31 &smmu1 0x81f 1>;\n \t\t\tdma-coherent;\n \t\t\tdma-channel-mask = <0xfffffffe>;\n \t\t\tstatus = \"disabled\";\n","prefixes":["8/8"]}