{"id":2197349,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2197349/?format=json","project":{"id":21,"url":"http://patchwork.ozlabs.org/api/1.0/projects/21/?format=json","name":"Linux Tegra Development","link_name":"linux-tegra","list_id":"linux-tegra.vger.kernel.org","list_email":"linux-tegra@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20260217173457.18628-4-akhilrajeev@nvidia.com>","date":"2026-02-17T17:34:52","name":"[3/8] dmaengine: tegra: Make reset control optional","commit_ref":null,"pull_url":null,"state":"superseded","archived":false,"hash":"d3a7166f524059ede862cb7afe6e98784ee938e4","submitter":{"id":81965,"url":"http://patchwork.ozlabs.org/api/1.0/people/81965/?format=json","name":"Akhil R","email":"akhilrajeev@nvidia.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-tegra/patch/20260217173457.18628-4-akhilrajeev@nvidia.com/mbox/","series":[{"id":492464,"url":"http://patchwork.ozlabs.org/api/1.0/series/492464/?format=json","date":"2026-02-17T17:34:49","name":"Add GPCDMA support in Tegra264","version":1,"mbox":"http://patchwork.ozlabs.org/series/492464/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2197349/checks/","tags":{},"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-tegra@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=T9ybQ/ll;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-tegra+bounces-12014-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"T9ybQ/ll\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.107.209.27","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com","smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com"],"Received":["from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fFmz572MPz1xwD\n\tfor ; Wed, 18 Feb 2026 04:36:33 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id BAD2A3004D82\n\tfor ; Tue, 17 Feb 2026 17:36:31 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 8A0CC371041;\n\tTue, 17 Feb 2026 17:36:30 +0000 (UTC)","from PH8PR06CU001.outbound.protection.outlook.com\n (mail-westus3azon11012027.outbound.protection.outlook.com [40.107.209.27])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 3FA2A36EA9C;\n\tTue, 17 Feb 2026 17:36:28 +0000 (UTC)","from MN2PR20CA0027.namprd20.prod.outlook.com (2603:10b6:208:e8::40)\n by DS7PR12MB9043.namprd12.prod.outlook.com (2603:10b6:8:db::9) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9611.16; Tue, 17 Feb 2026 17:36:23 +0000","from BL02EPF0001A0FC.namprd03.prod.outlook.com\n (2603:10b6:208:e8:cafe::7f) by MN2PR20CA0027.outlook.office365.com\n (2603:10b6:208:e8::40) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9632.13 via Frontend Transport; Tue,\n 17 Feb 2026 17:36:22 +0000","from mail.nvidia.com (216.228.118.232) by\n BL02EPF0001A0FC.mail.protection.outlook.com (10.167.242.103) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9632.12 via Frontend Transport; Tue, 17 Feb 2026 17:36:22 +0000","from drhqmail203.nvidia.com (10.126.190.182) by mail.nvidia.com\n (10.127.129.5) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 17 Feb\n 2026 09:36:05 -0800","from drhqmail202.nvidia.com (10.126.190.181) by\n drhqmail203.nvidia.com (10.126.190.182) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Tue, 17 Feb 2026 09:36:05 -0800","from BUILDSERVER-IO-L4T.nvidia.com (10.127.8.9) by mail.nvidia.com\n (10.126.190.181) with Microsoft SMTP Server id 15.2.2562.20 via Frontend\n Transport; Tue, 17 Feb 2026 09:36:01 -0800"],"ARC-Seal":["i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1771349790; cv=fail;\n b=XuVFZzpTx8jWVDwR9CUqlDcMQiHYfO2TnJ3oYxnXAFc7TSwA41D2UqQTd3Zw/8CM2ioqgEbCC/onWHgMGRX7Ft3Hf+tFT+JaUcxfN4SLBLPR7X7O2+pAmphUdr1mqIrkNCSnN4gceueB8D5mbF19Mg/gXSQcfU8o5RXopBWWXQE=","i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=uNLhSPgh69wYH8HG+jkCK78rOCxR/PhIbwcb4FRx7wfw+dhhSz7zAVSqkkvDXlkjxKnM8dmb63Ctk7bLontUIF0mJO90tT72iHM4/Q9A+pg4AfWABtrPAbEguvthTje5YQOpQ6cT147rCDYuk/GmwdCL9yPClnFoZCK30vMpNzwyQCseLt+T43v5VaHzLxz3GjhLLSHkWeaD4NjMo6oquCujFi5NAGCANTgkxgCvJtgRHtOUjQG88mn+pWBqo9ch2cmnyh5iBXGghMj5RND91OZcpSMqB83QE7cTbzmvjvuZE2GjD/nhr2QZJaKcCWdxkgOisPPfsxfb8LD8osT4YQ=="],"ARC-Message-Signature":["i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1771349790; c=relaxed/simple;\n\tbh=ldY09j2zFLGOoodn7uEPUTsNcN2OjWXoyO3HzAt9dj8=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=vCikTuoKRc6Izj93Yktc2DvNA1QMJZCjEba0o1a4V5RkJeIkKP397m1ZKaopmenD2qxnJzjjIY1EchHw1bLl9b7DDxK19WjgvG4q0KqIfzdwOcUgjmQmi7Gx8Y7eg/4izKW0YivFbJZFgRZit56ebp7VDCZ0c4QcfqWxeEU0Q7E=","i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=7e1rT2M6hhIuB6/yyYw7kgvG1Vt7W13sExdMqjlXDT8=;\n b=WiN3g+CoR7apzr5WUP82AOrqQbbTcPbHMvv1iZ8ZI2NqK4M0L9NzZ+zeGhIwsH0X2hRiuIAXKwdM11Hb7Hqy52bxtqGvFpJIf4JMMV4h/PIoOZsUMWVTZNkwJCsIaQ422iOISEUddQB0C+eSYFe+g0vGopRJA2wfhvvloIxAKbpZ3YTX/Mp+peYIwPxYn1YJ8tusTZI9956Ltvejq5XyAA/JNFxkPPD+TEPQ5Q1AY46YX+HoSJtg5Dicik2itFrrmySFcqjNU2Ur1eUK2W/Ce3WWCjg4jnbRMt1bB5J0ddqz8typQPx6z43YX0hubpmM/yBfVyZrcIVpjT0mVBcqFQ=="],"ARC-Authentication-Results":["i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=T9ybQ/ll; arc=fail smtp.client-ip=40.107.209.27","i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.118.232) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=7e1rT2M6hhIuB6/yyYw7kgvG1Vt7W13sExdMqjlXDT8=;\n b=T9ybQ/llXMH+XT3A7szA809c9eayovwfLrVCZTY/to7O7c2eXt1bDzqFg48xP9YpbFAJdD7ILomczE0EB+2u/4Gv6KlIye8X1IiVRzFhni8hIniHvztSdEKZy6l6M8fqmGm8hw0QnYnninl+Eb/CU7Z6hoxJVWZYuuraRGSmfLG3ixQaD3nuQyS0DncQ58/cyCydJX8l5Nb/9CbMRHkbpIblGSLcI9roOO9qkbyddl1Uow0B8WMGpcqVH0B5Sh2CsnuvDmMh5eaOblbq9TEXYOfZDxpq+E02y63TiWnY3KxRWq0KcQHuORPfJaZIDgz89vWHQWio/3NCi59r9VlQLg==","X-MS-Exchange-Authentication-Results":"spf=pass (sender IP is 216.228.118.232)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;","Received-SPF":"Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.118.232 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.118.232; helo=mail.nvidia.com; pr=C","From":"Akhil R ","To":", ","CC":", ,\n\t, , ,\n\t, , ,\n\t, , Akhil R\n\t","Subject":"[PATCH 3/8] dmaengine: tegra: Make reset control optional","Date":"Tue, 17 Feb 2026 23:04:52 +0530","Message-ID":"<20260217173457.18628-4-akhilrajeev@nvidia.com>","X-Mailer":"git-send-email 2.50.1","In-Reply-To":"<20260217173457.18628-1-akhilrajeev@nvidia.com>","References":"<20260217173457.18628-1-akhilrajeev@nvidia.com>","Precedence":"bulk","X-Mailing-List":"linux-tegra@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","X-NVConfidentiality":"public","Content-Transfer-Encoding":"8bit","Content-Type":"text/plain","X-NV-OnPremToCloud":"ExternallySecured","X-EOPAttributedMessage":"0","X-MS-PublicTrafficType":"Email","X-MS-TrafficTypeDiagnostic":"BL02EPF0001A0FC:EE_|DS7PR12MB9043:EE_","X-MS-Office365-Filtering-Correlation-Id":"3dc19489-5299-4fb3-931c-08de6e4b11a0","X-MS-Exchange-SenderADCheck":"1","X-MS-Exchange-AntiSpam-Relay":"0","X-Microsoft-Antispam":"\n\tBCL:0;ARA:13230040|376014|7416014|1800799024|36860700013|82310400026;","X-Microsoft-Antispam-Message-Info":"\n bfz+55SW2K0vKI1PaJdz8etfbb8+D41ej6A09g4GkOWrxwLDuehhiiSG7sJz/vShc5TlauIAvJ5D/mO3dhcjqPIEQiSNh+sQ30vxRoYi8QoR9tKRkrEcd05yc2eplTMkfRn68ey8ec8V9lYzVfIgbeWfU/WLPrSyaVVnphHMy1XvDPP6rYKW9TV4hGEXUDtWJYRBY/BIuZgMr4wiD5lyu0vox0BS7qr5X4jlEFn6l+kLcLEoG1HMV3NTP8LzUmRRBKiCCZ/JSxIqn4GAz57M2aTty69YK5hW9d988GOOoO08I+xE9ioK0K74LCE0Jr6ICLetff0mTxdhgypiiWvUQBho0Vw/VofGmnvIF/eUSsnLWNiq1U+dQ4pJFnGnI4a5hGm4mmBxZ+pF3hvHFA4Phz7r94znrlfgRriF7KJMIBkkOrykdiWtjylp3A4eCZSp9jB+Gli1wkG8bA1NQxmLca89yRJBzCRFpbmbghAI9JL4op82CpEfjrwDRxdL+8jRJbawUWn0vz79RE4SSsHMoOz/BR4GTzfMhEq9QBIqjI17oLqJEtCCDenh2EkbUho19JOd2vdHe9PsDJjWN4bMjeRVMPBaxy3HirnzhMML1YEdLcYIs1Xr9pRkBhWYoh8N4yk5c/w6rIRdDicmMftYNL4uIMRXxzclL+tw2mNVW9ofsmSk/0+z2cVrFMhS69YuqKF2Xf0KpuO6+UbnI9b6FEkYqoaBa1hKbZGpNmoQomWcM091OvGpMkaQuEIV0BlmYvaApotSThlcFNAvGoIrVuqDtF6hWc3V+KAj8EcNnuQ/eQrYtVcgRRb4DTBho90ahkjpev0UeN6oH9P9WzV028SIllYbOwjrZi9DqMYn6nTg641N8Gagn9b8oKiRlDzyzheJjpmISWHjougk63Vex1IOlTV7vualY3VeVcee7Z5WJy1/IbWPwvuuWlESEgqKe/6DglWg5GBbZrdrbTvgkgqEN7DoVIVMf/KL2sTx6npYH6zqNoEh/omXmH/XiMd3tZ07jMfCAaN54W13GVYKPpsSUIVi8UyZZ+Rfj+wfB1VJBYJXpFaK53gQlk2m8g+jc1yfcRJc1ROnLmwJzGL6zjKrLtpNlPTogG+zlN5qdEIemFEI9H5UBAC9Fbq9Bxmw1eAdDir+C7TH6Xvnhu3KkjeLHUmcGoSNdjVHm7n004In4NbOnPJl29RYrR/zhxUqMaS8AbMVZBNrBYi2bda6qta2QilKBZKpTeZ1NKnhM7yflCymNaJvwskkxvwXdNlFLhjWK7V2FJQRidK7s1h0p2Cg00Off0EZOOY1yh5Nm2xFcrnBPfjb6umd5UwCMbxTs+JcC5oFDCDq1OQ3Col9gXkffWjnjFi1IBw5yzgCfJQUr5EbdB1vN5C2GfffHCAYypGvtDmqn/un0sFxB6ZTMj+eESMi2fzx3bPmhen6PP4M9R1zi7vSylIPqIUr5tWy+sKvo5PItecnhtkDls3FjkAIBYJUMYxe6UhD8eSBINWWeVG3Z6ky1cpL/pr07ozw8hPTmTVBIirpkja4A6YyNQ+3ly135wSAcmcqWqKp5rP+3Mx6Yby6Zw+LCsDIBNt/qQLkR2vT/TWFkdCUIlqqTHHOpCvAbckfO86cMGuJg8E3O3yCh0k2r/c4Jj9jQMx/0Z8nIg+a6h+FYrUl7LmQqw==","X-Forefront-Antispam-Report":"\n\tCIP:216.228.118.232;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge1.nvidia.com;CAT:NONE;SFS:(13230040)(376014)(7416014)(1800799024)(36860700013)(82310400026);DIR:OUT;SFP:1101;","X-MS-Exchange-AntiSpam-MessageData-ChunkCount":"1","X-MS-Exchange-AntiSpam-MessageData-0":"\n\tnh1hua/cKsNY906Ko8WWn/Pkz2iEgaIYzRdNLloJ7YDJDbXNCr9uL4sCqqMlGJNKiwvKxku7+TxESmHrFbUorguJZgiEXPn3nYpS9FRR2cR8JNtcYqyj7by7sKBFOFszASgpchTjhz7QVB3LR6QUMl4F4XImaciq4x7gHieaIVL+s9IIDD5rlwTa0LesGZBGOucT+FwBRAMfVL5P+JIzZSkqHcjn2hy49GDiwXhjMNI7RE5BNHNGuMGBSLAf54EMbySfW9+jsxNlIOpEHCXzQ/PmBbMeMPPQOP2UeR4XM4EoMEUP7vq/agkDrtPmLjlhWk69qctQJU1t/4dbucGrViRFfxy2xnfnlu6MMqrtOgMI90dyI/vB5GM07gmzakaXAv06d0ddSpOx1ECP0dX4c7sYqk/AdpN4xm3wp9Aok87DWHk/5L3IrF+vPNkHQCwv","X-OriginatorOrg":"Nvidia.com","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"17 Feb 2026 17:36:22.8769\n (UTC)","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 3dc19489-5299-4fb3-931c-08de6e4b11a0","X-MS-Exchange-CrossTenant-Id":"43083d15-7273-40c1-b7db-39efd9ccc17a","X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp":"\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.232];Helo=[mail.nvidia.com]","X-MS-Exchange-CrossTenant-AuthSource":"\n\tBL02EPF0001A0FC.namprd03.prod.outlook.com","X-MS-Exchange-CrossTenant-AuthAs":"Anonymous","X-MS-Exchange-CrossTenant-FromEntityHeader":"HybridOnPrem","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"DS7PR12MB9043"},"content":"Tegra264 BPMP restricts access to GPCDMA reset control and the reset\nis expected to be deasserted on boot by BPMP. Hence Make the reset\ncontrol optional in the driver.\n\nSigned-off-by: Akhil R \n---\n drivers/dma/tegra186-gpc-dma.c | 2 +-\n 1 file changed, 1 insertion(+), 1 deletion(-)","diff":"diff --git a/drivers/dma/tegra186-gpc-dma.c b/drivers/dma/tegra186-gpc-dma.c\nindex 4d6fe0efa76e..236a298c26a1 100644\n--- a/drivers/dma/tegra186-gpc-dma.c\n+++ b/drivers/dma/tegra186-gpc-dma.c\n@@ -1382,7 +1382,7 @@ static int tegra_dma_probe(struct platform_device *pdev)\n \tif (IS_ERR(tdma->base_addr))\n \t\treturn PTR_ERR(tdma->base_addr);\n \n-\ttdma->rst = devm_reset_control_get_exclusive(&pdev->dev, \"gpcdma\");\n+\ttdma->rst = devm_reset_control_get_optional_exclusive(&pdev->dev, \"gpcdma\");\n \tif (IS_ERR(tdma->rst)) {\n \t\treturn dev_err_probe(&pdev->dev, PTR_ERR(tdma->rst),\n \t\t\t \"Missing controller reset\\n\");\n","prefixes":["3/8"]}