{"id":2196330,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2196330/?format=json","project":{"id":35,"url":"http://patchwork.ozlabs.org/api/1.0/projects/35/?format=json","name":"Linux I2C development","link_name":"linux-i2c","list_id":"linux-i2c.vger.kernel.org","list_email":"linux-i2c@vger.kernel.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260213132058.521474-5-quic_nihalkum@quicinc.com>","date":"2026-02-13T13:20:57","name":"[v10,4/5] arm64: dts: qcom: monaco-evk: Add camera AVDD regulators","commit_ref":null,"pull_url":null,"state":"not-applicable","archived":false,"hash":"a36f42f157d147f37d8509e47d125358d733d893","submitter":{"id":91662,"url":"http://patchwork.ozlabs.org/api/1.0/people/91662/?format=json","name":"Nihal Kumar Gupta","email":"quic_nihalkum@quicinc.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-i2c/patch/20260213132058.521474-5-quic_nihalkum@quicinc.com/mbox/","series":[{"id":492094,"url":"http://patchwork.ozlabs.org/api/1.0/series/492094/?format=json","date":"2026-02-13T13:20:53","name":"Add CCI and imx577 sensor support for monaco evk","version":10,"mbox":"http://patchwork.ozlabs.org/series/492094/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2196330/checks/","tags":{},"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-i2c@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=quicinc.com header.i=@quicinc.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=ZjOoJL+M;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c09:e001:a7::12fc:5321; helo=sto.lore.kernel.org;\n envelope-from=linux-i2c+bounces-15986-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com\n header.b=\"ZjOoJL+M\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.168.131","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=quicinc.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=quicinc.com"],"Received":["from sto.lore.kernel.org (sto.lore.kernel.org\n [IPv6:2600:3c09:e001:a7::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fCCXN610Wz1xpl\n\tfor ; Sat, 14 Feb 2026 00:23:00 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id A4F303042C4A\n\tfor ; Fri, 13 Feb 2026 13:22:15 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id E5018361DD2;\n\tFri, 13 Feb 2026 13:21:55 +0000 (UTC)","from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com\n [205.220.168.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 783EA36073D;\n\tFri, 13 Feb 2026 13:21:54 +0000 (UTC)","from pps.filterd (m0279863.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 61D7r5a81642266;\n\tFri, 13 Feb 2026 13:21:50 GMT","from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com\n [129.46.96.20])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4c9ptv2vpj-1\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n\tFri, 13 Feb 2026 13:21:50 +0000 (GMT)","from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com\n [10.47.97.35])\n\tby NALASPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id\n 61DDLnUR003869\n\t(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n\tFri, 13 Feb 2026 13:21:49 GMT","from hu-nihalkum-hyd.qualcomm.com (10.80.80.8) by\n nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.17; Fri, 13 Feb 2026 05:21:43 -0800"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1770988915; cv=none;\n b=JmsoXblmmwJrCGQxPFFcfPfzJzbTMEo5hJMTWTECODYKWiy+A/uc/cy604wx58QysoIDEFd4BtPFmWN9E1nqFAvfRiBr19Dj4JshYD3tns5sPs6tFETx2aZLXdYEAYMB2YRWbOm1EOh9weUWxxaPVuHmveToDDaScp+drhKYYAw=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1770988915; c=relaxed/simple;\n\tbh=pd8WkE6/yMIfykvW3Ur0jroLdqxCzEaiaHt0j8DiImk=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=mJ2pqnvsPwoHuXpDggMFSCtgj6ZXWzZruYODajFzs2LfnFDA7Hn81zElfKO3/D3/ORrWLsfDvrZUAqB7zYAuMhInnrTPmDPg7jMfHsRUmrWCd0RD2W5yuSJs5V1+A9AvdtN6Jrz+JFbtMpYGUdRRNrjBJd/bj38Bl/M8KSUIVaQ=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=quicinc.com;\n spf=pass smtp.mailfrom=quicinc.com;\n dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com\n header.b=ZjOoJL+M; arc=none smtp.client-ip=205.220.168.131","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\tVNmYPUQ1Beg3xyuEY08al6EAHJrIotyUSx2B1TIL+3s=; b=ZjOoJL+M81J6Y/eP\n\tI3ywLHXlZ5W1o+ManPXT26HYeyHkky4DcrxmV0ydojaecSMvk60nqefwx4+DPBR3\n\tnbQwfpFuut+18VSy9T4H7y+0FdbVl3LqhY4hMGGoQX32gnxSukP6XVA8oOXljZoW\n\t1GaPl9XghKFbblMwK78kA8UJqJHNRjuB/531ydc22OmyZ8fXStebGyt39WdGwEub\n\tHdzlv36UM20HS/eX3ItI/AFmn/H8v7sIipJMmzo73HMfJOqpANl2UVu37r33yxz3\n\toTprOg9NTtzDR8PQaEIbfqw1T30z+gpgewHOmmDvok7lVW0nSLt0y0Cn9JHprWMk\n\tq6HT0A==","From":"Nihal Kumar Gupta ","To":", , ,\n , ,\n , ,\n , ,\n , ,\n ","CC":", ,\n , ,\n , ,\n Konrad Dybcio\n\t","Subject":"[PATCH v10 4/5] arm64: dts: qcom: monaco-evk: Add camera AVDD\n regulators","Date":"Fri, 13 Feb 2026 18:50:57 +0530","Message-ID":"<20260213132058.521474-5-quic_nihalkum@quicinc.com>","X-Mailer":"git-send-email 2.34.1","In-Reply-To":"<20260213132058.521474-1-quic_nihalkum@quicinc.com>","References":"<20260213132058.521474-1-quic_nihalkum@quicinc.com>","Precedence":"bulk","X-Mailing-List":"linux-i2c@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Content-Type":"text/plain","X-ClientProxiedBy":"nasanex01a.na.qualcomm.com (10.52.223.231) To\n nalasex01c.na.qualcomm.com (10.47.97.35)","X-QCInternal":"smtphost","X-Proofpoint-Virus-Version":["vendor=nai engine=6200 definitions=5800\n signatures=585085","vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-02-13_02,2026-02-12_03,2025-10-01_01"],"X-Proofpoint-GUID":"yN20NBe-e_ZrowAPxKDQb2wEyQQWHFn4","X-Authority-Analysis":"v=2.4 cv=eaowvrEH c=1 sm=1 tr=0 ts=698f256e cx=c_pps\n a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17\n a=GEpy-HfZoHoA:10 a=HzLeVaNsDn8A:10 a=VkNPw1HP01LnGYTKEx00:22\n a=Mpw57Om8IfrbqaoTuvik:22 a=GgsMoib0sEa3-_RKJdDe:22 a=COk6AnOGAAAA:8\n a=EUspDBNiAAAA:8 a=Hb6zVQicbaT5ZpT1lQ4A:9 a=TjNXssC_j7lpFel5tvFf:22","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwMjEzMDEwMyBTYWx0ZWRfX8yfzE9rL0JyW\n Pa/8E882gQOEZxOo/nr77+ktr+o7RU9855OilckDJ77ZTH/62MgIeft6ftL0TBXzxLAYUBS+HEp\n b301lkap4i5T9RML85MYIgsSVqX3GINyfQwYz10MKmoCwgzv/V/hxL95DQex6oaDM+Yzdr0HS1W\n bkkxebUD4oCk1AHs7rYkU6ZfuqR34O7yt3OwCmKYZNszxZq8YQ7mdvXQxlu/+p7ZOhxo72kszD4\n JKTykwHtyc4T958w8Xo2r1mt+7JrCDUxCaFATIxqd9L8m+SKVgEwNo6QL+LZGi2RmvwU/lmRWCi\n fcEFlFIt+rshadu2rbcA8czFQCxnM+OVexXRkLHB3TZaIc/Lti51Bxgw0xl+EYAZ0NCYUNDiKvz\n 1flppmqEAQM2yWNdzQRf+/nizTNo+AB1ULGV6kGSRqEZEvvZwLdqlRkynQF7o7CflhAGD23w1wg\n uNYj7J/qeY9mnKV/WOw==","X-Proofpoint-ORIG-GUID":"yN20NBe-e_ZrowAPxKDQb2wEyQQWHFn4","X-Proofpoint-Spam-Details":"rule=outbound_notspam policy=outbound score=0\n spamscore=0 bulkscore=0 priorityscore=1501 malwarescore=0 adultscore=0\n lowpriorityscore=0 clxscore=1015 phishscore=0 impostorscore=0 suspectscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2601150000 definitions=main-2602130103"},"content":"Define three fixed regulators for camera AVDD rails, each gpio-controlled\nwith corresponding pinctrl definitions.\n\nSigned-off-by: Nihal Kumar Gupta \nReviewed-by: Konrad Dybcio \n---\n arch/arm64/boot/dts/qcom/monaco-evk.dts | 63 +++++++++++++++++++++++++\n 1 file changed, 63 insertions(+)","diff":"diff --git a/arch/arm64/boot/dts/qcom/monaco-evk.dts b/arch/arm64/boot/dts/qcom/monaco-evk.dts\nindex 565418b86b2a..bfd727c745c6 100644\n--- a/arch/arm64/boot/dts/qcom/monaco-evk.dts\n+++ b/arch/arm64/boot/dts/qcom/monaco-evk.dts\n@@ -77,6 +77,48 @@ platform {\n \t\t\t};\n \t\t};\n \t};\n+\n+\tvreg_cam0_2p8: vreg-cam0-2p8 {\n+\t\tcompatible = \"regulator-fixed\";\n+\t\tregulator-name = \"vreg_cam0_2p8\";\n+\t\tregulator-min-microvolt = <2800000>;\n+\t\tregulator-max-microvolt = <2800000>;\n+\t\tstartup-delay-us = <10000>;\n+\n+\t\tgpio = <&tlmm 73 GPIO_ACTIVE_HIGH>;\n+\t\tenable-active-high;\n+\n+\t\tpinctrl-0 = <&cam0_avdd_2v8_en_default>;\n+\t\tpinctrl-names = \"default\";\n+\t};\n+\n+\tvreg_cam1_2p8: vreg-cam1-2p8 {\n+\t\tcompatible = \"regulator-fixed\";\n+\t\tregulator-name = \"vreg_cam1_2p8\";\n+\t\tregulator-min-microvolt = <2800000>;\n+\t\tregulator-max-microvolt = <2800000>;\n+\t\tstartup-delay-us = <10000>;\n+\n+\t\tgpio = <&tlmm 74 GPIO_ACTIVE_HIGH>;\n+\t\tenable-active-high;\n+\n+\t\tpinctrl-0 = <&cam1_avdd_2v8_en_default>;\n+\t\tpinctrl-names = \"default\";\n+\t};\n+\n+\tvreg_cam2_2p8: vreg-cam2-2p8 {\n+\t\tcompatible = \"regulator-fixed\";\n+\t\tregulator-name = \"vreg_cam2_2p8\";\n+\t\tregulator-min-microvolt = <2800000>;\n+\t\tregulator-max-microvolt = <2800000>;\n+\t\tstartup-delay-us = <10000>;\n+\n+\t\tgpio = <&tlmm 75 GPIO_ACTIVE_HIGH>;\n+\t\tenable-active-high;\n+\n+\t\tpinctrl-0 = <&cam2_avdd_2v8_en_default>;\n+\t\tpinctrl-names = \"default\";\n+\t};\n };\n \n &apps_rsc {\n@@ -564,6 +606,27 @@ perst-pins {\n \t\t};\n \t};\n \n+\tcam0_avdd_2v8_en_default: cam0-avdd-2v8-en-state {\n+\t\tpins = \"gpio73\";\n+\t\tfunction = \"gpio\";\n+\t\tdrive-strength = <2>;\n+\t\tbias-disable;\n+\t};\n+\n+\tcam1_avdd_2v8_en_default: cam1-avdd-2v8-en-state {\n+\t\tpins = \"gpio74\";\n+\t\tfunction = \"gpio\";\n+\t\tdrive-strength = <2>;\n+\t\tbias-disable;\n+\t};\n+\n+\tcam2_avdd_2v8_en_default: cam2-avdd-2v8-en-state {\n+\t\tpins = \"gpio75\";\n+\t\tfunction = \"gpio\";\n+\t\tdrive-strength = <2>;\n+\t\tbias-disable;\n+\t};\n+\n \tqup_i2c15_default: qup-i2c15-state {\n \t\tpins = \"gpio91\", \"gpio92\";\n \t\tfunction = \"qup1_se7\";\n","prefixes":["v10","4/5"]}