{"id":2196289,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2196289/?format=json","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.0/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260213103942.142823-6-skolothumtho@nvidia.com>","date":"2026-02-13T10:39:42","name":"[v6,5/5] hw/arm/smmuv3-accel: Read and propagate host vIOMMU events","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"3ea0c6e23dc5762e302bd911836591145c978afa","submitter":{"id":91580,"url":"http://patchwork.ozlabs.org/api/1.0/people/91580/?format=json","name":"Shameer Kolothum","email":"skolothumtho@nvidia.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260213103942.142823-6-skolothumtho@nvidia.com/mbox/","series":[{"id":492079,"url":"http://patchwork.ozlabs.org/api/1.0/series/492079/?format=json","date":"2026-02-13T10:39:41","name":"vEVENTQ support for accelerated SMMUv3 devices","version":6,"mbox":"http://patchwork.ozlabs.org/series/492079/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2196289/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=YY/GfCQ1;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fC8164fd3z1xr1\n\tfor ; Fri, 13 Feb 2026 21:44:10 +1100 (AEDT)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1vqqe8-0008K9-R4; Fri, 13 Feb 2026 05:43:36 -0500","from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1vqqe7-0008HW-0Q; Fri, 13 Feb 2026 05:43:35 -0500","from mail-eastusazlp17011000f.outbound.protection.outlook.com\n ([2a01:111:f403:c100::f] helo=BL2PR02CU003.outbound.protection.outlook.com)\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1vqqe5-0006cm-9q; Fri, 13 Feb 2026 05:43:34 -0500","from MN2PR19CA0066.namprd19.prod.outlook.com (2603:10b6:208:19b::43)\n by SN7PR12MB6690.namprd12.prod.outlook.com (2603:10b6:806:272::6)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9611.11; Fri, 13 Feb\n 2026 10:43:26 +0000","from BL6PEPF0001AB4E.namprd04.prod.outlook.com\n (2603:10b6:208:19b:cafe::5f) by MN2PR19CA0066.outlook.office365.com\n (2603:10b6:208:19b::43) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9611.12 via Frontend Transport; Fri,\n 13 Feb 2026 10:43:25 +0000","from mail.nvidia.com (216.228.117.161) by\n BL6PEPF0001AB4E.mail.protection.outlook.com (10.167.242.72) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9611.8 via Frontend Transport; Fri, 13 Feb 2026 10:43:26 +0000","from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Fri, 13 Feb\n 2026 02:43:11 -0800","from NV-2Y5XW94.nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Fri, 13 Feb\n 2026 02:43:08 -0800"],"ARC-Seal":"i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=LJ1ts+l++C3sH7bkjgotgvVwOCglsIwTI4g+wHvozsJinbwCAPFgSk2aMr4f72V8LtYQzNlKecxbwmLAlcLn34ensuNWBS7tbHKYGVeTeJXhDGmRyKlpAsTUWghuzP7DvrZRqe7aFn9EPTIDIKlvXhYf+88uMvnuMkPTUisGNnvBZIDqGy933uMLszzXEm+1GCiCui15BLGzFem21BuVQTml9WSCSIma0lwtSYx2uK6Odmnm/cW2AScbyl0tWz9vqcFT5Mpd728s4hzDhHCAKVYS/0wyrjdMHsaV4SBRtjaYrENcKgA7mk/LeaXMNhFyuQ8XdMzLa8OsnreyGt1ssA==","ARC-Message-Signature":"i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=pMOAaQGWVmFXeShfjJs5bSQVNS0YFvQBw16xqIM8FVU=;\n b=gciLnU3S8Qhw6GdbC6IzNsGDD075llrSr0wQ5nvyZQMIp+yJelNWJFDoduDFdJDHwlQ03sEhig97SJ6JsKw/tKUyxQg9xFZAdvQIcKEAoDPzZhbSbbFkvZfr/3fpwH0unDfWTV249PQsfcC2nN3tUnRXIa987OPDZ0VzJBxuEB2lmEiwEQ0IYW4dqreHZu+IInLpczn3yuI2KUVzpYzR64XjiyPxu6v6jTSoUvslEUU9aJWX2nsKwgME6L+V03/JWhvh/je8Hv+nH1/zJIwO3QLLMhIBKc+x3om31+FzqOsrfjM5Lhrc6SleEoMt59YWxDWr9m460i03KPw5+A4iuw==","ARC-Authentication-Results":"i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.161) smtp.rcpttodomain=nongnu.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=pMOAaQGWVmFXeShfjJs5bSQVNS0YFvQBw16xqIM8FVU=;\n b=YY/GfCQ1G1e58wMmVEa9K1zdWnfPbUD4mmgD4FwV64f0ljd45aR5L8rTtqm6OPXVvWfAu7llNuoCRQfn3t4ck0EIaz4fr5jVTd0WDVss3Yxfl3g1JOefcFQ1wUIHr9Z2XDscSHMVBeUovBZ1Lc29K92v3+39CPYmZXVJ+T+KzAnaZH39RIkJ4fndB3yf4sdWKp3TTNa7L0r03u80DkitNSw+TRCNOlbTY3JkYuAn/O3z65983j22DE9YCIjNC3EN3zojOZeF1ejfScj18bELhEj9YqR05jm4m8hipqRLsEFKbRWjoh0YjnS8NISQp4P9f3lLFqALzHX9zLFrxpMIEQ==","X-MS-Exchange-Authentication-Results":"spf=pass (sender IP is 216.228.117.161)\n smtp.mailfrom=nvidia.com;\n dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;","Received-SPF":["Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.161 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C","permerror client-ip=2a01:111:f403:c100::f;\n envelope-from=skolothumtho@nvidia.com;\n helo=BL2PR02CU003.outbound.protection.outlook.com"],"From":"Shameer Kolothum ","To":", ","CC":", ,\n , , ,\n , , ,\n , , ,\n ","Subject":"[PATCH v6 5/5] hw/arm/smmuv3-accel: Read and propagate host vIOMMU\n events","Date":"Fri, 13 Feb 2026 10:39:42 +0000","Message-ID":"<20260213103942.142823-6-skolothumtho@nvidia.com>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260213103942.142823-1-skolothumtho@nvidia.com>","References":"<20260213103942.142823-1-skolothumtho@nvidia.com>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Content-Type":"text/plain","X-Originating-IP":"[10.126.230.35]","X-ClientProxiedBy":"rnnvmail201.nvidia.com (10.129.68.8) To\n rnnvmail201.nvidia.com (10.129.68.8)","X-EOPAttributedMessage":"0","X-MS-PublicTrafficType":"Email","X-MS-TrafficTypeDiagnostic":"BL6PEPF0001AB4E:EE_|SN7PR12MB6690:EE_","X-MS-Office365-Filtering-Correlation-Id":"9d71a405-a8d6-4cbf-5519-08de6aecb7eb","X-MS-Exchange-SenderADCheck":"1","X-MS-Exchange-AntiSpam-Relay":"0","X-Microsoft-Antispam":"BCL:0;\n ARA:13230040|36860700013|1800799024|82310400026|376014;","X-Microsoft-Antispam-Message-Info":"\n eHsceKdZzIK/moFT0TIiPMFgmEtjaQ5EmTfCzaF4Y7iAqQZFiZ09r7KrhrlcJhIirtz8xCF7E8ZlScbXL5ybJnCxn9ZxDrgSL1T1UDO1qqJDF+lDs9f9B5+ev6DLchvdDC4sNPwreTfaWlRSCgPmTktBzrLq+gJGm4x6WP2sB4HLzj/ve7x/gC7BLN9oIAiFmHHtCmwYjDR0nvMyJRcqEnAexzbTmnGsJueuJ/rzfrqjkXzkuWM5wD14ERgLlcnCaK1yKPtRhh/augXM8Mr0uV3e8gpI12b4MNIh1cat+IsdImV0jNyjlIIoUVPcGyUOJNOM5zOXzeHlaTKPPHc2rkMg0b5FJN/l0y115cBKSpH3fYvvjT8u2WPwmBr9HHa6XeVQ6a4zm7lTVUJBMGsc4lxgud4AKvsGd8zVKkXkb/gNRfCQbX1n/SVh6epqBFVv53BXFwg1JdVYLRQ9P7EwwyU7uqxUX8Pum25W6xlHQrKNNnhF2iWF2sHVZ9FSzel5ztPu+CPTA3dRjmao1LN3WgBRh+n7SSdV9yQqQCU9xxojddP3y+V2/eGoDg/eeIIHau0okvw5+Rfh8YcRVh/IXNMCPuRBJUuBI93dX+o5uP2yw09tI5eQeSH1nDZzdlGQ1aA7QdmRY8gSGVD0EPzZSX6jIukAR4iptT8i/xWdzyObtSQ8cImRMVxqv45N5aePwPIBEvxHKPeHGm7YWGrIy8OQgnjCk3FZnp9k++NIqIn+bYIvi1SFwu1YfFj/eJ5anKqAj0QXcIhj4TwldmYXFQkx1x0iu+HD9eq5gFpJnEaHajdayKDykI8LnH7rgJ0mvj7veEJkS4i2QFNlO5pUsyp+5NFy6Imhk3f5HU9F/4iJc+5FOoiIpoMhKPa+6sPXkwgYZWk4c2L+Ws9Gti2ISbVSa+llPr+VzK40HbQPaL6qI8Ziia6k/VRypUeAEDTdbjI2kGcDbG7dTyRbcossSYU9ErwAJntqlR3ibBSJVVq2eJzTNN4i/lZoIN2+QQgoMK/vgdZpi1sBb+qzWjL3S1d0NqfiCH9DrVbPIC+E3KpSkpCtY27Gt61QpxYfproxC7OAf3rYeHaQb8DRm+AOnQtTO0g13jfEFR2CnL1C3ZY2u5d6EHuHXgidA8wWlOOZeINlZVKGfCdUh95kYnE/dKN8cbL6XwnRYMDs8w8fekib9B29yvOM2TXp/FDHg66VIK4Yg0K/tffXhs66Ypc85+cwiEqRkTqg7ndXGMuT7FmA1yJ2T7mcFo0NQ8ANXDtjm3fGb/io+tbOimlCl6PwVK5wZa0KLd/2vuoLUY6ulOgZiHr6IEmcGBhJQsyAddipkQNGvIUxQNv63SLW1Me5/i6JZftkW9XP5dt8RR3L1XMi1fCXcH07jHHQUJ3ze++cnecrJSnIxhTo7bPEeaBQeVpM7cxnABw3n4vVeSZQlZKpBFb+mO0TVcSzfwL4T+wiDU50JmVnXJfICsbAjitB7PhcjtbZd7zM1f61yp7L4tCfiH9GKrtCrOQy2x7BbunG4wlGi3Z2P5Mlv4ul9MIQ8mqGsHxfVXWw+cV6cuCbzPtQKCQnTW+gtb8QLkbh+Xv7k0VSGevgsf+TAZ2yu0fFH4EqHOYpjLtGFBcxTH4wrwrENYbmLorfOWz/PsHxyiiebYO1WsW1Rt5T15jvEElf0Q==","X-Forefront-Antispam-Report":"CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE;\n SFS:(13230040)(36860700013)(1800799024)(82310400026)(376014); DIR:OUT;\n SFP:1101;","X-MS-Exchange-AntiSpam-MessageData-ChunkCount":"1","X-MS-Exchange-AntiSpam-MessageData-0":"\n WcOq2UouT4E17lzLmuSRBCDOcxDIn67kAcMW6RQuBEeQszt0dW8kP62MkYlxPAUCYy2SdoP9cOh/ojCLB98iLassr5sY4kQp8HCf5zBmSdtpmxfQh5bTLUhErHdtO9Oj8WxMbMcmJtJBCeglrOkiouknUM5ePKj8FTgmG8nwtsqDEH0rhDWC/3bW+6chiI02mFMYFqhZSZsUV4xMYNQ48suMLvp0zMA5EYQy+GFVmwOXKb0FpCv6qRftjh7xsHBNcLBx5VKaacqj5FTn2t07W0A2QByjGE7mW86fNvmP7NUJXYqBD4wc+UZaXWK7fTneV89Qri8BI+lCu7WWlcCl6jWn2jNPmEUjaWxE1RDFXJ9Q7wHP3BZ3M/LYpHHAKVAUQVTyrUhoUM22bITSaWHaCgeE9TAiqLCnzjPgcXn3htFkp1reHJgCSMZhnxAVJ1YF","X-OriginatorOrg":"Nvidia.com","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"13 Feb 2026 10:43:26.1833 (UTC)","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 9d71a405-a8d6-4cbf-5519-08de6aecb7eb","X-MS-Exchange-CrossTenant-Id":"43083d15-7273-40c1-b7db-39efd9ccc17a","X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp":"\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161];\n Helo=[mail.nvidia.com]","X-MS-Exchange-CrossTenant-AuthSource":"\n BL6PEPF0001AB4E.namprd04.prod.outlook.com","X-MS-Exchange-CrossTenant-AuthAs":"Anonymous","X-MS-Exchange-CrossTenant-FromEntityHeader":"HybridOnPrem","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"SN7PR12MB6690","X-Spam_score_int":"-10","X-Spam_score":"-1.1","X-Spam_bar":"-","X-Spam_report":"(-1.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001,\n DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n FORGED_SPF_HELO=1, SPF_HELO_PASS=-0.001,\n SPF_NONE=0.001 autolearn=no autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Install an event handler on the vEVENTQ fd to read and propagate host\ngenerated vIOMMU events to the guest.\n\nThe handler runs in QEMU's main loop, using a non-blocking fd registered\nvia qemu_set_fd_handler().\n\nTested-by: Nicolin Chen \nReviewed-by: Eric Auger \nSigned-off-by: Shameer Kolothum \n---\n hw/arm/smmuv3-accel.c | 64 +++++++++++++++++++++++++++++++++++++++++++\n hw/arm/smmuv3-accel.h | 2 ++\n 2 files changed, 66 insertions(+)","diff":"diff --git a/hw/arm/smmuv3-accel.c b/hw/arm/smmuv3-accel.c\nindex d92fcb1a89..dac4526a7f 100644\n--- a/hw/arm/smmuv3-accel.c\n+++ b/hw/arm/smmuv3-accel.c\n@@ -390,6 +390,50 @@ bool smmuv3_accel_issue_inv_cmd(SMMUv3State *bs, void *cmd, SMMUDevice *sdev,\n sizeof(Cmd), &entry_num, cmd, errp);\n }\n \n+static void smmuv3_accel_event_read(void *opaque)\n+{\n+ SMMUv3State *s = opaque;\n+ SMMUv3AccelState *accel = s->s_accel;\n+ struct {\n+ struct iommufd_vevent_header hdr;\n+ struct iommu_vevent_arm_smmuv3 vevent;\n+ } buf;\n+ enum iommu_veventq_type type = IOMMU_VEVENTQ_TYPE_ARM_SMMUV3;\n+ uint32_t id = accel->veventq->veventq_id;\n+ uint32_t last_seq = accel->last_event_seq;\n+ ssize_t bytes;\n+\n+ bytes = read(accel->veventq->veventq_fd, &buf, sizeof(buf));\n+ if (bytes <= 0) {\n+ if (errno == EAGAIN || errno == EINTR) {\n+ return;\n+ }\n+ error_report_once(\"vEVENTQ(type %u id %u): read failed (%m)\", type, id);\n+ return;\n+ }\n+\n+ if (bytes == sizeof(buf.hdr) &&\n+ (buf.hdr.flags & IOMMU_VEVENTQ_FLAG_LOST_EVENTS)) {\n+ error_report_once(\"vEVENTQ(type %u id %u): overflowed\", type, id);\n+ accel->event_start = false;\n+ return;\n+ }\n+ if (bytes < sizeof(buf)) {\n+ error_report_once(\"vEVENTQ(type %u id %u): short read(%zd/%zd bytes)\",\n+ type, id, bytes, sizeof(buf));\n+ return;\n+ }\n+\n+ /* Check sequence in hdr for lost events if any */\n+ if (accel->event_start && (buf.hdr.sequence - last_seq != 1)) {\n+ error_report_once(\"vEVENTQ(type %u id %u): lost %u event(s)\",\n+ type, id, buf.hdr.sequence - last_seq - 1);\n+ }\n+ accel->last_event_seq = buf.hdr.sequence;\n+ accel->event_start = true;\n+ smmuv3_propagate_event(s, (Evt *)&buf.vevent);\n+}\n+\n static void smmuv3_accel_free_veventq(SMMUv3AccelState *accel)\n {\n IOMMUFDVeventq *veventq = accel->veventq;\n@@ -397,6 +441,7 @@ static void smmuv3_accel_free_veventq(SMMUv3AccelState *accel)\n if (!veventq) {\n return;\n }\n+ qemu_set_fd_handler(veventq->veventq_fd, NULL, NULL, NULL);\n close(veventq->veventq_fd);\n iommufd_backend_free_id(accel->viommu->iommufd, veventq->veventq_id);\n g_free(veventq);\n@@ -424,6 +469,7 @@ bool smmuv3_accel_alloc_veventq(SMMUv3State *s, Error **errp)\n IOMMUFDVeventq *veventq;\n uint32_t veventq_id;\n uint32_t veventq_fd;\n+ int flags;\n \n if (!accel || !accel->viommu) {\n return true;\n@@ -445,12 +491,30 @@ bool smmuv3_accel_alloc_veventq(SMMUv3State *s, Error **errp)\n return false;\n }\n \n+ flags = fcntl(veventq_fd, F_GETFL);\n+ if (flags < 0) {\n+ error_setg_errno(errp, errno, \"Failed to get flags for vEVENTQ fd\");\n+ goto free_veventq;\n+ }\n+ if (fcntl(veventq_fd, F_SETFL, flags | O_NONBLOCK) < 0) {\n+ error_setg_errno(errp, errno, \"Failed to set O_NONBLOCK on vEVENTQ fd\");\n+ goto free_veventq;\n+ }\n+\n veventq = g_new(IOMMUFDVeventq, 1);\n veventq->veventq_id = veventq_id;\n veventq->veventq_fd = veventq_fd;\n veventq->viommu = accel->viommu;\n accel->veventq = veventq;\n+\n+ /* Set up event handler for veventq fd */\n+ qemu_set_fd_handler(veventq_fd, smmuv3_accel_event_read, NULL, s);\n return true;\n+\n+free_veventq:\n+ close(veventq_fd);\n+ iommufd_backend_free_id(accel->viommu->iommufd, veventq_id);\n+ return false;\n }\n \n static bool\ndiff --git a/hw/arm/smmuv3-accel.h b/hw/arm/smmuv3-accel.h\nindex dba6c71de5..c9c10e55c3 100644\n--- a/hw/arm/smmuv3-accel.h\n+++ b/hw/arm/smmuv3-accel.h\n@@ -23,6 +23,8 @@\n typedef struct SMMUv3AccelState {\n IOMMUFDViommu *viommu;\n IOMMUFDVeventq *veventq;\n+ uint32_t last_event_seq;\n+ bool event_start;\n uint32_t bypass_hwpt_id;\n uint32_t abort_hwpt_id;\n QLIST_HEAD(, SMMUv3AccelDevice) device_list;\n","prefixes":["v6","5/5"]}