{"id":2196287,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2196287/?format=json","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.0/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":""},"msgid":"<20260213103942.142823-2-skolothumtho@nvidia.com>","date":"2026-02-13T10:39:38","name":"[v6,1/5] backends/iommufd: Introduce iommufd_backend_alloc_veventq","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"070207ac01fd7338a2dfeafa26bcbd47888ffe12","submitter":{"id":91580,"url":"http://patchwork.ozlabs.org/api/1.0/people/91580/?format=json","name":"Shameer Kolothum","email":"skolothumtho@nvidia.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260213103942.142823-2-skolothumtho@nvidia.com/mbox/","series":[{"id":492079,"url":"http://patchwork.ozlabs.org/api/1.0/series/492079/?format=json","date":"2026-02-13T10:39:41","name":"vEVENTQ support for accelerated SMMUv3 devices","version":6,"mbox":"http://patchwork.ozlabs.org/series/492079/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2196287/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=r3aswSSB;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fC80z4pxGz1xr1\n\tfor ; Fri, 13 Feb 2026 21:44:03 +1100 (AEDT)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1vqqds-00085h-F3; Fri, 13 Feb 2026 05:43:20 -0500","from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1vqqdm-00084W-I0; Fri, 13 Feb 2026 05:43:14 -0500","from mail-eastusazlp170120007.outbound.protection.outlook.com\n ([2a01:111:f403:c101::7] helo=BL0PR03CU003.outbound.protection.outlook.com)\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1vqqdk-0006RC-Nh; Fri, 13 Feb 2026 05:43:14 -0500","from BL1P223CA0043.NAMP223.PROD.OUTLOOK.COM (2603:10b6:208:5b6::9)\n by SA0PR12MB4429.namprd12.prod.outlook.com (2603:10b6:806:73::20) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9611.13; Fri, 13 Feb\n 2026 10:43:07 +0000","from BL6PEPF0001AB4D.namprd04.prod.outlook.com\n (2603:10b6:208:5b6:cafe::e6) by BL1P223CA0043.outlook.office365.com\n (2603:10b6:208:5b6::9) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9611.13 via Frontend Transport; Fri,\n 13 Feb 2026 10:43:06 +0000","from mail.nvidia.com (216.228.117.161) by\n BL6PEPF0001AB4D.mail.protection.outlook.com (10.167.242.71) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9611.8 via Frontend Transport; Fri, 13 Feb 2026 10:43:06 +0000","from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Fri, 13 Feb\n 2026 02:42:53 -0800","from NV-2Y5XW94.nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Fri, 13 Feb\n 2026 02:42:49 -0800"],"ARC-Seal":"i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=jn5c44bh8JAaXYWzCgNkx6amcnL6ysxMm1X2yCbnAShZLKXgqAEvDpgIOJrJ7Eqg3eUpzaQ2ZGgj3HVmWQScpbiuXPTQysEa7NUTMuzEPcgwQ5l0w0si2i6gAk6WD22BidoDypK1xkyNWW0kQ5EmAS2/QEmBVqD3VOZt7lrlSvUMlNPzJCF7GR6BnZWePYTXqUAOVGhDZftJZn2qdeGo3wM/efnvhQxBGRrVRXKMUhdTAzN6d3Ar0gHCRS4NSeiWz3CxCIy9Gafw2Qff4mavc/Wr+lhVBl15l3e7KOtQoIH7quWhlcwX+wWwF0FKKKldVVgEnSLW6wBiJnUVhAho9g==","ARC-Message-Signature":"i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=qxWp6a3HwZnmqXb+bhBKlmUo1MCnEn8NhVYJwJHgVh8=;\n b=Jw5y6YyhUqgYeoGGruaWhxNeZzZCBuTLQlflavB3EA2tAJogDkHGvweQkRuw/9oHQiRr9w2GqiWCXlEX9UYX6tfJ8LoEFD59OfXQa03p2CwnOUKiuZ+PTOVCgGj5PY9xTTyrQoKxq3cQ5FPmCJICvLoBSCZLKreWOsrctjlcFVkdmCQvmnnoinsVXAplcD9m18mtad4YpwMdgHrCu3yYe493q+qqRQ0loNfl6F9iJyLGWZRWoRAyNJcsaUWLjMfpd37cer/2gh3HtrSegerqYPSN6PZ/vH+UMbiF7AiffR4trs9kfoz58no+obyd7ao9EwX/ZUERFZNOCFEFK2ezSw==","ARC-Authentication-Results":"i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.161) smtp.rcpttodomain=nongnu.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=qxWp6a3HwZnmqXb+bhBKlmUo1MCnEn8NhVYJwJHgVh8=;\n b=r3aswSSBfvwyRzfH+sKVyHcI1aAlPWmLwn/+dQ2vP/yz4+WY1BN1MSiZOgPtxL0tXEh6pKY7D/Xfj2RyyHbbqTAt+X5QmIO1Vzxj+Dv5YF6R8doFe5OOSlLy11caekGFOydFuzpQxeu7/QiKKqhBwg+Jty40d5lI4IluAy5mHSjqiAc1pMBEEuxvuQizfYa2vK6q+qUNYt7Yll7AqEhs4UQuTSIeBNJ/Ljm6CnxKc9CWJeHayuXuDxv1zUxYGalqQNKqJIVzrKiFV+eM8oo+IeXlbReHumXyGND2AzFIZPxqkEziAGXjwUtx6SfPBmhZNlGkRQty1+PBe4y/YVHCzA==","X-MS-Exchange-Authentication-Results":"spf=pass (sender IP is 216.228.117.161)\n smtp.mailfrom=nvidia.com;\n dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;","Received-SPF":["Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.161 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C","permerror client-ip=2a01:111:f403:c101::7;\n envelope-from=skolothumtho@nvidia.com;\n helo=BL0PR03CU003.outbound.protection.outlook.com"],"From":"Shameer Kolothum ","To":", ","CC":", ,\n , , ,\n , , ,\n , , ,\n ","Subject":"[PATCH v6 1/5] backends/iommufd: Introduce\n iommufd_backend_alloc_veventq","Date":"Fri, 13 Feb 2026 10:39:38 +0000","Message-ID":"<20260213103942.142823-2-skolothumtho@nvidia.com>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260213103942.142823-1-skolothumtho@nvidia.com>","References":"<20260213103942.142823-1-skolothumtho@nvidia.com>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Content-Type":"text/plain","X-Originating-IP":"[10.126.230.35]","X-ClientProxiedBy":"rnnvmail201.nvidia.com (10.129.68.8) To\n rnnvmail201.nvidia.com (10.129.68.8)","X-EOPAttributedMessage":"0","X-MS-PublicTrafficType":"Email","X-MS-TrafficTypeDiagnostic":"BL6PEPF0001AB4D:EE_|SA0PR12MB4429:EE_","X-MS-Office365-Filtering-Correlation-Id":"5f2ea19e-b50c-48c1-1ebd-08de6aecac36","X-MS-Exchange-SenderADCheck":"1","X-MS-Exchange-AntiSpam-Relay":"0","X-Microsoft-Antispam":"BCL:0;\n ARA:13230040|376014|36860700013|82310400026|1800799024;","X-Microsoft-Antispam-Message-Info":"\n PWGbDTB6EgZjL/ALqn0TRxsLsa8MW7nwWkavW68HTSgRv3xZR2u8FdeYTnQ05hm+FJG7R2yqSCjrFWGpc1ZolUNQoKOnQbmzFwoPf7owknSW8vwdGrY+zGyfbDkEhmHnP0jX0TPNsGWuXSaisL0rho1OXy2coOgQxd019orrZl7uU0uIWfKRtb/TxzFvwSQ4nZe/tEMlLGwMnne2czl+Fb6zMF7Y0DRhhLdfl/HKcKAmGmDl0lo32sJKCsnh2fvKhGpNcT6msEdtEkD6wV6bnHLKyunvIEkVizUXxUm8QhooOK6IP75RX0pFGUp0wjbsU5VpUhJo+WUvEOXpJR+iv+bJRA33MNgyyHneTR6r4myv1TrdMbsleuKnQyRT9zfbd0DCkspAUl1XdkVJu/I8bzPrQtT2RaVE85kcutNh1/I+L6A6LM6pcaorOBxlorkmiIBCOmMapDCVkbD6JchXNGL+vVPAgfHPQhc5MEUTMFCZnJgyQhyYPH4IrfD+Ck6/AeZmFxGHVN5RCT3ulHaqcHF0wzd4GK4Z8c1RZ0NlUlC5SUYcbm9gJtiUEOUXHZLwAVnfK8mVP+79yPGTlYMgj6p3ioWSDn65jrzv09da1ed/1+dCscixxcXCbZBbDxMME4Z0Uh0QozdcWM4NoNKT8cd7qtMwvgv2AgkfR/FMBKipDWFWTXXVCd3EUqyndVlhGpbz+DSOTzNgOHLyXJ/xeSLEcx+Nh8Od7XKBG9IL39tPM1hKAVyoGKio4XVOX4e17kIBG0Pqodw7PO0f0sZfwQ8O6q7mhrC1DUMxPMyWbyF4skTJrkQnXwSe+sEp5o7E3MwQNfKUk3sMZhnGJAyhP+thhJ2BIIINTlQhw1nMuI6ilQEQSsBOCHQr45N++UZQN09LX5S4+ydLmsr3oreWD7eYHkid6LPK9RaxglB6akQtGfEzuvdb9sxwctBqrVdvNjwzXaJwwyyC9eHY378NFkkLmYM2WpAUcNYBllWaiVZegEOwSpPBUpWjmY6FW5ZmdZMY9ct61zBFZxxIYtZjGLlOQUd2aatHVsavCn7WZ9R8Rq2iVlbZlM2ks22PBTaM3JCkNNRP/1tqnC6RO2lVRPN6odSfAOa6nTPg73emOB0q93IxH2E6/B7ZCfNWvs8fjeGHa98OvbAYHVrnHTqzYL4aaI3uOlOJx9zNoLfCj7RNkyEYjgiya1UIAZxK1im2zEWxpFu3DcbS7kjfPdJVcuKZ8y6ue0kzjRpoyobPEj6P7FaSgrjfAvdIHv3Khx5yOMknCb3Nv0PCyL2iwY/VPAgHWcdhexR+pOogV25heXhhXhQjhwKeNKZjzqDM6ZHrkv+jzrykB0dZjkiZIArKWz6VG7ibGDPrudH9QpUv7lksjsyf1u+vAgejPUbr/WSabTJ3zSH4p7SYbpZb60+AfyB6GZzt5igTzWtLk4w76RKTyziKAXiV/3KeJXrwgCB6WsM6niX61lFx5Tq1lll8ue2P5JkAO3gsI7QS0OsyZPXBKGI3CxQQlIU8Y+AreDrl7QFeRjmzVmulsh8P81PF8NiE8Vz6cJTL52mkjEI7EGDk6I6G5XA/dJ50J7G7Nl4cs4Cn7079rtjXs8JJdlaJp8Z0TvyqL8LnYArh1XiXf3UvC8LyhnxMH+HJnliMb/mv/Xn7CwWqwrkI5NmqMg2sAg==","X-Forefront-Antispam-Report":"CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE;\n SFS:(13230040)(376014)(36860700013)(82310400026)(1800799024); DIR:OUT;\n SFP:1101;","X-MS-Exchange-AntiSpam-MessageData-ChunkCount":"1","X-MS-Exchange-AntiSpam-MessageData-0":"\n Uk9wTfd/mXazaQshEd/nm4xYKlrPvT2vlbEpMQg1I8qlrKTFY9TDmPVPsla+2mfSbx0OYFaAWyElagN3Rpp/NUdCztLLloepLwCym8GmucQuhh02rUwAcL8PzWa0LmrrY3tv68trkDQkQvvQOaAsPI61V9lxaOMNuYxLSZ4XYWKk+pIst9o7FdKwTpy7z1fVWArSOjrVKlGtGPPDHR9WMKSR8wHXDJCRCQTFl2FEa52/655+CYPwqmC3ekSo0PV/773ZNKZfss1nmk5Hyc6v3RvoxrGIYEXMtE9EGdfwuxhW8PMqPvdzPu90L0I6Szzly4/9vTS+aHgo842dfDQLjCMWp3SDbS343Zq0EFpeuPzy9rMDqMmV4OKcp9vQsZX4C96kbYvT1j9kI7jrfaDpA61Kn+5MlY+uy6cvheV4HkkAObMBNVMkcTNIsWUokzht","X-OriginatorOrg":"Nvidia.com","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"13 Feb 2026 10:43:06.5031 (UTC)","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 5f2ea19e-b50c-48c1-1ebd-08de6aecac36","X-MS-Exchange-CrossTenant-Id":"43083d15-7273-40c1-b7db-39efd9ccc17a","X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp":"\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161];\n Helo=[mail.nvidia.com]","X-MS-Exchange-CrossTenant-AuthSource":"\n BL6PEPF0001AB4D.namprd04.prod.outlook.com","X-MS-Exchange-CrossTenant-AuthAs":"Anonymous","X-MS-Exchange-CrossTenant-FromEntityHeader":"HybridOnPrem","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"SA0PR12MB4429","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001,\n DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_NONE=0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"From: Nicolin Chen \n\nAdd a new helper for IOMMU_VEVENTQ_ALLOC ioctl to allocate a virtual event\nqueue (vEVENTQ) for a vIOMMU object.\n\nSigned-off-by: Nicolin Chen \nTested-by: Nicolin Chen \nReviewed-by: Eric Auger \nSigned-off-by: Shameer Kolothum \n---\n backends/iommufd.c | 31 +++++++++++++++++++++++++++++++\n backends/trace-events | 1 +\n include/system/iommufd.h | 12 ++++++++++++\n 3 files changed, 44 insertions(+)","diff":"diff --git a/backends/iommufd.c b/backends/iommufd.c\nindex 13822df82f..acfab907c0 100644\n--- a/backends/iommufd.c\n+++ b/backends/iommufd.c\n@@ -504,6 +504,37 @@ bool iommufd_backend_alloc_vdev(IOMMUFDBackend *be, uint32_t dev_id,\n return true;\n }\n \n+bool iommufd_backend_alloc_veventq(IOMMUFDBackend *be, uint32_t viommu_id,\n+ uint32_t type, uint32_t depth,\n+ uint32_t *out_veventq_id,\n+ uint32_t *out_veventq_fd, Error **errp)\n+{\n+ int ret;\n+ struct iommu_veventq_alloc alloc_veventq = {\n+ .size = sizeof(alloc_veventq),\n+ .flags = 0,\n+ .type = type,\n+ .veventq_depth = depth,\n+ .viommu_id = viommu_id,\n+ };\n+\n+ ret = ioctl(be->fd, IOMMU_VEVENTQ_ALLOC, &alloc_veventq);\n+\n+ trace_iommufd_viommu_alloc_eventq(be->fd, viommu_id, type,\n+ alloc_veventq.out_veventq_id,\n+ alloc_veventq.out_veventq_fd, ret);\n+ if (ret) {\n+ error_setg_errno(errp, errno, \"IOMMU_VEVENTQ_ALLOC failed\");\n+ return false;\n+ }\n+\n+ g_assert(out_veventq_id);\n+ g_assert(out_veventq_fd);\n+ *out_veventq_id = alloc_veventq.out_veventq_id;\n+ *out_veventq_fd = alloc_veventq.out_veventq_fd;\n+ return true;\n+}\n+\n bool host_iommu_device_iommufd_attach_hwpt(HostIOMMUDeviceIOMMUFD *idev,\n uint32_t hwpt_id, Error **errp)\n {\ndiff --git a/backends/trace-events b/backends/trace-events\nindex 8dc64a20d3..b9365113e7 100644\n--- a/backends/trace-events\n+++ b/backends/trace-events\n@@ -23,6 +23,7 @@ iommufd_backend_get_dirty_bitmap(int iommufd, uint32_t hwpt_id, uint64_t iova, u\n iommufd_backend_invalidate_cache(int iommufd, uint32_t id, uint32_t data_type, uint32_t entry_len, uint32_t entry_num, uint32_t done_num, uint64_t data_ptr, int ret) \" iommufd=%d id=%u data_type=%u entry_len=%u entry_num=%u done_num=%u data_ptr=0x%\"PRIx64\" (%d)\"\n iommufd_backend_alloc_viommu(int iommufd, uint32_t dev_id, uint32_t type, uint32_t hwpt_id, uint32_t viommu_id, int ret) \" iommufd=%d type=%u dev_id=%u hwpt_id=%u viommu_id=%u (%d)\"\n iommufd_backend_alloc_vdev(int iommufd, uint32_t dev_id, uint32_t viommu_id, uint64_t virt_id, uint32_t vdev_id, int ret) \" iommufd=%d dev_id=%u viommu_id=%u virt_id=0x%\"PRIx64\" vdev_id=%u (%d)\"\n+iommufd_viommu_alloc_eventq(int iommufd, uint32_t viommu_id, uint32_t type, uint32_t veventq_id, uint32_t veventq_fd, int ret) \" iommufd=%d viommu_id=%u type=%u veventq_id=%u veventq_fd=%u (%d)\"\n \n # igvm-cfg.c\n igvm_reset_enter(int type) \"type=%u\"\ndiff --git a/include/system/iommufd.h b/include/system/iommufd.h\nindex 80d72469a9..e4ca16da70 100644\n--- a/include/system/iommufd.h\n+++ b/include/system/iommufd.h\n@@ -56,6 +56,13 @@ typedef struct IOMMUFDVdev {\n uint32_t virt_id; /* virtual device ID */\n } IOMMUFDVdev;\n \n+/* Virtual event queue interface for a vIOMMU */\n+typedef struct IOMMUFDVeventq {\n+ IOMMUFDViommu *viommu;\n+ uint32_t veventq_id;\n+ uint32_t veventq_fd;\n+} IOMMUFDVeventq;\n+\n bool iommufd_backend_connect(IOMMUFDBackend *be, Error **errp);\n void iommufd_backend_disconnect(IOMMUFDBackend *be);\n \n@@ -86,6 +93,11 @@ bool iommufd_backend_alloc_vdev(IOMMUFDBackend *be, uint32_t dev_id,\n uint32_t viommu_id, uint64_t virt_id,\n uint32_t *out_vdev_id, Error **errp);\n \n+bool iommufd_backend_alloc_veventq(IOMMUFDBackend *be, uint32_t viommu_id,\n+ uint32_t type, uint32_t depth,\n+ uint32_t *out_veventq_id,\n+ uint32_t *out_veventq_fd, Error **errp);\n+\n bool iommufd_backend_set_dirty_tracking(IOMMUFDBackend *be, uint32_t hwpt_id,\n bool start, Error **errp);\n bool iommufd_backend_get_dirty_bitmap(IOMMUFDBackend *be, uint32_t hwpt_id,\n","prefixes":["v6","1/5"]}