{"id":2175725,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2175725/?format=json","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/1.0/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20251218194218.1972757-4-judge.packham@gmail.com>","date":"2025-12-18T19:42:18","name":"[v2,3/3] arm: mvebu: Add Allied Telesis x220","commit_ref":null,"pull_url":null,"state":"changes-requested","archived":false,"hash":"562409d775d7822e32367fb0fdbfa3a34395acb3","submitter":{"id":6125,"url":"http://patchwork.ozlabs.org/api/1.0/people/6125/?format=json","name":"Chris Packham","email":"judge.packham@gmail.com"},"delegate":{"id":1696,"url":"http://patchwork.ozlabs.org/api/1.0/users/1696/?format=json","username":"stroese","first_name":"Stefan","last_name":"Roese","email":"sr@denx.de"},"mbox":"http://patchwork.ozlabs.org/project/uboot/patch/20251218194218.1972757-4-judge.packham@gmail.com/mbox/","series":[{"id":485907,"url":"http://patchwork.ozlabs.org/api/1.0/series/485907/?format=json","date":"2025-12-18T19:42:15","name":"arm: mvebu: Updates for xcat3","version":1,"mbox":"http://patchwork.ozlabs.org/series/485907/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2175725/checks/","tags":{},"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20230601 header.b=UEmhVp3r;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de\n (client-ip=85.214.62.61; helo=phobos.denx.de;\n envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org)","phobos.denx.de;\n dmarc=pass (p=none dis=none) header.from=gmail.com","phobos.denx.de;\n spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de","phobos.denx.de;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.b=\"UEmhVp3r\";\n\tdkim-atps=neutral","phobos.denx.de;\n dmarc=pass (p=none dis=none) header.from=gmail.com","phobos.denx.de;\n spf=pass smtp.mailfrom=judge.packham@gmail.com"],"Received":["from phobos.denx.de (phobos.denx.de [85.214.62.61])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4dXLgL0BD6z1y2r\n\tfor ; Fri, 19 Dec 2025 06:43:10 +1100 (AEDT)","from h2850616.stratoserver.net (localhost [IPv6:::1])\n\tby phobos.denx.de (Postfix) with ESMTP id DDB30833C6;\n\tThu, 18 Dec 2025 20:42:57 +0100 (CET)","by phobos.denx.de (Postfix, from userid 109)\n id 8C7DC8367F; Thu, 18 Dec 2025 20:42:56 +0100 (CET)","from mail-pl1-x632.google.com (mail-pl1-x632.google.com\n [IPv6:2607:f8b0:4864:20::632])\n (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits))\n (No client certificate requested)\n by phobos.denx.de (Postfix) with ESMTPS id EFFEE8334F\n for ; Thu, 18 Dec 2025 20:42:53 +0100 (CET)","by mail-pl1-x632.google.com with SMTP id\n d9443c01a7336-29f0f875bc5so14404805ad.3\n for ; Thu, 18 Dec 2025 11:42:53 -0800 (PST)","from chrisp-dl.atlnz.lc ([2001:df5:b000:22:dc63:c226:257b:b4c4])\n by smtp.gmail.com with ESMTPSA id\n 41be03b00d2f7-c1e7c146aabsm116413a12.25.2025.12.18.11.42.49\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 18 Dec 2025 11:42:51 -0800 (PST)"],"X-Spam-Checker-Version":"SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,\n DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM,\n RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_PASS autolearn=ham\n autolearn_force=no version=3.4.2","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20230601; t=1766086972; x=1766691772; darn=lists.denx.de;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=5pt7Xlfka7eMlDPAeuMgDqboJpdvHY9BfI/RWD+gLTo=;\n b=UEmhVp3rkzR540lStopeu2CaMdi9orNJQ0FD/GgmGVM2M0w+j+VfdoBcDhGE/2roC0\n 1pdMM1fd8k15h539PxSesFvk83KruVn8Q57dcIcYebbypnoJeSNgAgOTI6PY36rKN6PU\n VYyKjLiPrFDAlJm0FgmpT0xpY+QX0UnEFk3PBPieQaV3kAGBXZIifspEdKpCUTH36Gla\n mrmoPEGPkbhhafnPvUkQMalb8zYGiknV8gWuNPvcuU2uTxEEGCqGzrB1s8Qg3B0k4RO7\n 3UlbaGfOgdrrJrMH6yCFmMakbv8HY8MqmXfaMA/6Zio+7TlTQdi+Lii1NqpNrLGiXUD/\n pc2g==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1766086972; x=1766691772;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=5pt7Xlfka7eMlDPAeuMgDqboJpdvHY9BfI/RWD+gLTo=;\n b=NupO3ZN2cPQgwXExdxs+B79iUe7afxrjVYhK9M3/QlIQpNYCV9KADiNqnoqig18Q7b\n 74LQk9F+Brtp3gZC1aVBUXyCqLY7jijhi0GSSK5JCN9AOHOhylVFtNgCmK4jSqaYAeWH\n FQzp6YqluoLGTX+uMt/DF9RvnTZ1yMlB4e96KzMCRzsnDcQ1ylrgVz5sXDvzeQGxMK3m\n LVFCp/4xQA6V9OFKNXcyWYMWIHtT61TTBziNKShXH5v//V4rtdlnx4o1Kf1kiOYGUO2A\n wIaub6NXrMWSdPhnYmCxrWNtnWesay0BAtnlX9iPvzMTSU22TyXX5WUIJQbZIq9w4Gc7\n Q08Q==","X-Gm-Message-State":"AOJu0Yw3QT8NrINo8jCTZxBpC74ptH94+ATGbWLiaq7yPMgsYrMU1DM5\n ZMjFooUAD07qRBcUkSEGWP/9N76X5xRWxrIpF9Dufvvs5OQq+BZFIwk4","X-Gm-Gg":"AY/fxX7KLB2vdks9xwNJf+RQ49bvgzZKdqz9bs6+6+lx4EHRae/yXmboZoAbZQk4Yeg\n agCdEgHBjeRfOju/9D/0sHNtd6/G8+V6EQbpUjAa41Q63Skx63SnwQUH5MoJU8XWIhWZ1++Rews\n RcHFRdCrG6ydU+ZoY8fREuD/MWu9dlb6GQt9u16PLjCIM711r7jxsIJA36wSUryNvfUPUmYX0cY\n WFuLmt7zgrK9xOIDDy0AwMWssVZ7vxJBMRpWg9MEaLkzsEcGQCai7sex6jExSonLoKp4LDuPb69\n AX1FxdSqju2L3Ubpoe4Wqu1JIf5PJTCDPf7Z5hn2SsvitJKt32M1F0ZXQjDoZ4clWG2pi82lR74\n fyT7KwUiuTeZFCt9dpbosgMMrVAlCD2VNypMIGoBi4d60OzTd+2wZLh2JzaVfbyJ379O4PfBpAy\n Pw0UHuhNtZ/K/4vmm9pUJxqSaM","X-Google-Smtp-Source":"\n AGHT+IFTR43Hnbx5mZnikYFJxwj8GOUuzGbmOVQFEXXh/w6orYoyN//+AqtGDE63ANO++OSmRN2ZUw==","X-Received":"by 2002:a17:903:2450:b0:2a0:f469:1f5f with SMTP id\n d9443c01a7336-2a2f221fa26mr3780155ad.13.1766086972339;\n Thu, 18 Dec 2025 11:42:52 -0800 (PST)","From":"Chris Packham ","To":"trini@konsulko.com,\n\tstefan.roese@mailbox.org","Cc":"u-boot@lists.denx.de,\n\tChris Packham ","Subject":"[PATCH v2 3/3] arm: mvebu: Add Allied Telesis x220","Date":"Fri, 19 Dec 2025 08:42:18 +1300","Message-ID":"<20251218194218.1972757-4-judge.packham@gmail.com>","X-Mailer":"git-send-email 2.52.0","In-Reply-To":"<20251218194218.1972757-1-judge.packham@gmail.com>","References":"<20251218194218.1972757-1-judge.packham@gmail.com>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.39","Precedence":"list","List-Id":"U-Boot discussion ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" ","X-Virus-Scanned":"clamav-milter 0.103.8 at phobos.denx.de","X-Virus-Status":"Clean"},"content":"Add the Allied Telesis x220 board. There are a number of other variants\nwith the same CPU block that are sold under some different brand names\nbut the x220 was first.\n\nThe x220 uses the AlleyCat3 switch chip with integrated ARMv7 CPU.\nBecause of this it is reliant on a binary blob for the DDR training. In\nupstream u-boot this is replaced by an empty file.\n\nSigned-off-by: Chris Packham \n---\n\nNotes:\n Changes in v2:\n - None\n\n arch/arm/dts/Makefile | 1 +\n arch/arm/dts/armada-xp-atl-x220.dts | 162 +++++++++++++++++++++++\n arch/arm/mach-mvebu/Kconfig | 7 +\n board/alliedtelesis/x220/.gitattributes | 1 +\n board/alliedtelesis/x220/.gitignore | 1 +\n board/alliedtelesis/x220/MAINTAINERS | 7 +\n board/alliedtelesis/x220/Makefile | 14 ++\n board/alliedtelesis/x220/README | 4 +\n board/alliedtelesis/x220/binary.0 | Bin 0 -> 423 bytes\n board/alliedtelesis/x220/kwbimage.cfg.in | 12 ++\n board/alliedtelesis/x220/x220.c | 67 ++++++++++\n configs/x220_defconfig | 76 +++++++++++\n include/configs/x220.h | 20 +++\n 13 files changed, 372 insertions(+)\n create mode 100644 arch/arm/dts/armada-xp-atl-x220.dts\n create mode 100644 board/alliedtelesis/x220/.gitattributes\n create mode 100644 board/alliedtelesis/x220/.gitignore\n create mode 100644 board/alliedtelesis/x220/MAINTAINERS\n create mode 100644 board/alliedtelesis/x220/Makefile\n create mode 100644 board/alliedtelesis/x220/README\n create mode 100644 board/alliedtelesis/x220/binary.0\n create mode 100644 board/alliedtelesis/x220/kwbimage.cfg.in\n create mode 100644 board/alliedtelesis/x220/x220.c\n create mode 100644 configs/x220_defconfig\n create mode 100644 include/configs/x220.h","diff":"diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile\nindex fcad6fb2fc71..797d9a61154c 100644\n--- a/arch/arm/dts/Makefile\n+++ b/arch/arm/dts/Makefile\n@@ -155,6 +155,7 @@ dtb-$(CONFIG_ARCH_MVEBU) +=\t\t\t\\\n \tarmada-388-gp.dtb\t\t\t\\\n \tarmada-388-helios4.dtb\t\t\t\\\n \tarmada-38x-controlcenterdc.dtb\t\t\\\n+\tarmada-xp-atl-x220.dtb\t\t\t\\\n \tarmada-xp-crs305-1g-4s.dtb\t\t\\\n \tarmada-xp-crs305-1g-4s-bit.dtb\t\t\\\n \tarmada-xp-crs326-24g-2s.dtb\t\t\\\ndiff --git a/arch/arm/dts/armada-xp-atl-x220.dts b/arch/arm/dts/armada-xp-atl-x220.dts\nnew file mode 100644\nindex 000000000000..5b3307ed2884\n--- /dev/null\n+++ b/arch/arm/dts/armada-xp-atl-x220.dts\n@@ -0,0 +1,162 @@\n+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)\n+/*\n+ * Device Tree file for x220 board\n+ *\n+ * Copyright (C) 2025 Allied Telesis Labs\n+ */\n+\n+/dts-v1/;\n+#include \n+#include \"armada-xp-98dx3236.dtsi\"\n+#include \"mvebu-u-boot.dtsi\"\n+\n+/ {\n+\tmodel = \"x220\";\n+\tcompatible = \"marvell,armadaxp-98dx3236\", \"marvell,armadaxp-mv78260\",\n+\t\t \"marvell,armadaxp\", \"marvell,armada-370-xp\";\n+\n+\tchosen {\n+\t\tstdout-path = \"serial0:115200n8\";\n+\t\tbootargs = \"console=ttyS0,115200\";\n+\t};\n+\n+\taliases {\n+\t\ti2c0 = &i2c0;\n+\t\tspi0 = &spi0;\n+\t};\n+\n+\tmemory {\n+\t\tdevice_type = \"memory\";\n+\t\treg = <0x00000000 0x00000000 0x00000000 0x20000000>;\n+\t};\n+};\n+\n+&L2 {\n+\tarm,parity-enable;\n+\tmarvell,ecc-enable;\n+};\n+\n+&devbus_bootcs {\n+\tstatus = \"okay\";\n+\n+\t/* Device Bus parameters are required */\n+\n+\t/* Read parameters */\n+\tdevbus,bus-width = <16>;\n+\tdevbus,turn-off-ps = <60000>;\n+\tdevbus,badr-skew-ps = <0>;\n+\tdevbus,acc-first-ps = <124000>;\n+\tdevbus,acc-next-ps = <248000>;\n+\tdevbus,rd-setup-ps = <0>;\n+\tdevbus,rd-hold-ps = <0>;\n+\n+\t/* Write parameters */\n+\tdevbus,sync-enable = <0>;\n+\tdevbus,wr-high-ps = <60000>;\n+\tdevbus,wr-low-ps = <60000>;\n+\tdevbus,ale-wr-ps = <60000>;\n+};\n+\n+&uart0 {\n+\tstatus = \"okay\";\n+};\n+\n+&i2c0 {\n+\tclock-frequency = <100000>;\n+\tstatus = \"okay\";\n+\n+\trtc@68 {\n+\t\tcompatible = \"dallas,ds1340\";\n+\t\treg = <0x68>;\n+\t};\n+\n+\tadt7476a@2e {\n+\t\tcompatible = \"adi,adt7476\";\n+\t\treg = <0x2e>;\n+\t};\n+\n+\tsfpgpio: gpio@27 {\n+\t\t#address-cells = <2>;\n+\t\t#size-cells = <0>;\n+\t\tcompatible = \"nxp,pca9555\";\n+\t\treg = <0x27>;\n+\t\tgpio-controller;\n+\t\t#gpio-cells = <2>;\n+\t};\n+\n+\tsystemgpio: gpio@25 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\t\tcompatible = \"nxp,pca9555\";\n+\t\treg = <0x25>;\n+\t\tgpio-controller;\n+\t\t#gpio-cells = <2>;\n+\n+\t\tnand-protect {\n+\t\t\tgpio-hog;\n+\t\t\tgpios = <6 GPIO_ACTIVE_HIGH>;\n+\t\t\toutput-high;\n+\t\t\tline-name = \"nand-protect\";\n+\t\t};\n+\n+\t\tusb-enable {\n+\t\t\tgpio-hog;\n+\t\t\tgpios = <9 GPIO_ACTIVE_HIGH>;\n+\t\t\toutput-high;\n+\t\t\tline-name = \"usb-enable\";\n+\t\t};\n+\n+\t\tphy-reset {\n+\t\t\tgpio-hog;\n+\t\t\tgpios = <5 GPIO_ACTIVE_LOW>;\n+\t\t\toutput-high;\n+\t\t\tline-name = \"phy-reset\";\n+\t\t};\n+\n+\t\tled-enable {\n+\t\t\tgpio-hog;\n+\t\t\tgpios = <13 GPIO_ACTIVE_HIGH>;\n+\t\t\toutput-low;\n+\t\t\tline-name = \"led-enable\";\n+\t\t};\n+\t};\n+};\n+\n+&watchdog {\n+\tstatus = \"okay\";\n+};\n+\n+&usb0 {\n+\tstatus = \"okay\";\n+};\n+\n+&spi0 {\n+\tstatus = \"okay\";\n+\n+\tspi-flash@0 {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <1>;\n+\t\tcompatible = \"spi-flash\", \"jedec,spi-nor\";\n+\t\treg = <0>; /* Chip select 0 */\n+\t\tspi-max-frequency = <20000000>;\n+\t};\n+};\n+\n+&nand_controller {\n+\tcompatible = \"marvell,armada370-nand-controller\";\n+\tlabel = \"pxa3xx_nand-0\";\n+\tstatus = \"okay\";\n+\tnand-rb = <0>;\n+\tnand-on-flash-bbt;\n+\tnand-ecc-strength = <4>;\n+\tnand-ecc-step-size = <512>;\n+};\n+\n+&{/} {\n+\tboot-board {\n+\t\tcompatible = \"atl,boot-board\";\n+\t\tpresent-gpio = <&systemgpio 12 GPIO_ACTIVE_HIGH>;\n+\t\toverride-gpio = <&gpio0 31 GPIO_ACTIVE_HIGH>;\n+\t};\n+};\n+\ndiff --git a/arch/arm/mach-mvebu/Kconfig b/arch/arm/mach-mvebu/Kconfig\nindex b76510ab4527..bc009163ed96 100644\n--- a/arch/arm/mach-mvebu/Kconfig\n+++ b/arch/arm/mach-mvebu/Kconfig\n@@ -226,6 +226,10 @@ config TARGET_X240\n \tselect ALLEYCAT_5\n \timply BOOTSTD_DEFAULTS\n \n+config TARGET_X220\n+\tbool \"Support Allied Telesis x220\"\n+\tselect 98DX3336\n+\n config TARGET_DB_XC3_24G4XG\n \tbool \"Support DB-XC3-24G4XG\"\n \tselect 98DX3336\n@@ -310,6 +314,7 @@ config SYS_BOARD\n \tdefault \"x530\" if TARGET_X530\n \tdefault \"x250\" if TARGET_X250\n \tdefault \"x240\" if TARGET_X240\n+\tdefault \"x220\" if TARGET_X220\n \tdefault \"db-xc3-24g4xg\" if TARGET_DB_XC3_24G4XG\n \tdefault \"crs3xx-98dx3236\" if TARGET_CRS3XX_98DX3236\n \tdefault \"mvebu_alleycat-5\" if TARGET_MVEBU_ALLEYCAT5\n@@ -335,6 +340,7 @@ config SYS_CONFIG_NAME\n \tdefault \"x530\" if TARGET_X530\n \tdefault \"x250\" if TARGET_X250\n \tdefault \"x240\" if TARGET_X240\n+\tdefault \"x220\" if TARGET_X220\n \tdefault \"db-xc3-24g4xg\" if TARGET_DB_XC3_24G4XG\n \tdefault \"crs3xx-98dx3236\" if TARGET_CRS3XX_98DX3236\n \tdefault \"mvebu_alleycat-5\" if TARGET_MVEBU_ALLEYCAT5\n@@ -360,6 +366,7 @@ config SYS_VENDOR\n \tdefault \"alliedtelesis\" if TARGET_X530\n \tdefault \"alliedtelesis\" if TARGET_X250\n \tdefault \"alliedtelesis\" if TARGET_X240\n+\tdefault \"alliedtelesis\" if TARGET_X220\n \tdefault \"mikrotik\" if TARGET_CRS3XX_98DX3236\n \tdefault \"Marvell\" if TARGET_MVEBU_ALLEYCAT5\n \ndiff --git a/board/alliedtelesis/x220/.gitattributes b/board/alliedtelesis/x220/.gitattributes\nnew file mode 100644\nindex 000000000000..2aeb4eee6416\n--- /dev/null\n+++ b/board/alliedtelesis/x220/.gitattributes\n@@ -0,0 +1 @@\n+binary.0 binary\ndiff --git a/board/alliedtelesis/x220/.gitignore b/board/alliedtelesis/x220/.gitignore\nnew file mode 100644\nindex 000000000000..775b9346b859\n--- /dev/null\n+++ b/board/alliedtelesis/x220/.gitignore\n@@ -0,0 +1 @@\n+kwbimage.cfg\ndiff --git a/board/alliedtelesis/x220/MAINTAINERS b/board/alliedtelesis/x220/MAINTAINERS\nnew file mode 100644\nindex 000000000000..299ccda45e20\n--- /dev/null\n+++ b/board/alliedtelesis/x220/MAINTAINERS\n@@ -0,0 +1,7 @@\n+x220 BOARD\n+M:\tChris Packham \n+S:\tMaintained\n+F:\tboard/alliedtelesis/x220\n+F:\tinclude/configs/x220.h\n+F:\tconfigs/x220_defconfig\n+F:\tarch/arm/dts/armada-xp-atl-x220.dts\ndiff --git a/board/alliedtelesis/x220/Makefile b/board/alliedtelesis/x220/Makefile\nnew file mode 100644\nindex 000000000000..a74f0a769484\n--- /dev/null\n+++ b/board/alliedtelesis/x220/Makefile\n@@ -0,0 +1,14 @@\n+# SPDX-License-Identifier: GPL-2.0+\n+#\n+# Copyright (C) 2025 Allied Telesis Labs\n+\n+obj-y\t:= x220.o\n+extra-y\t:= kwbimage.cfg\n+\n+quiet_cmd_sed = SED $@\n+ cmd_sed = sed $(SEDFLAGS_$(@F)) $< >$(dir $@)$(@F)\n+\n+SEDFLAGS_kwbimage.cfg =-e \"s|^BINARY.*|BINARY $(srctree)/$(@D)/binary.0 0000005b 00000068|\"\n+$(obj)/kwbimage.cfg: $(src)/kwbimage.cfg.in include/autoconf.mk \\\n+\t\tinclude/config/auto.conf\n+\t $(call if_changed,sed)\ndiff --git a/board/alliedtelesis/x220/README b/board/alliedtelesis/x220/README\nnew file mode 100644\nindex 000000000000..b90f0f879ddf\n--- /dev/null\n+++ b/board/alliedtelesis/x220/README\n@@ -0,0 +1,4 @@\n+To generate binary.0 from Marvell's bin_hdr.elf use the following command\n+\n+ arm-softfloat-linux-gnueabi-objcopy -S -O binary bin_hdr.elf \\\n+ board/alliedtelesis/x220/binary.0\ndiff --git a/board/alliedtelesis/x220/binary.0 b/board/alliedtelesis/x220/binary.0\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..8dd687286a001c5df3cbc878d527d2a764f8c40b\nGIT binary patch\nliteral 423\nzcmYk2F>b>!3`KXHf(NjDfNtqhWN3z>MaF`*7)y;z29zAvw=ZR^*eX1K&ekb}(0!ysHRGL%5jNB#_6VI(HSLLT~cYly}%GA4LMy;Dl=\nzqkR@B5T{$BiOiuy;SLVj\n+#include \n+#include \n+#include \n+#include \n+#include \n+#include \n+#include \n+#include \n+\n+DECLARE_GLOBAL_DATA_PTR;\n+\n+#define X220_GPP_OUT_ENA_LOW\t(~(BIT(12) | BIT(17) | BIT(18) | BIT(31)))\n+#define X220_GPP_OUT_ENA_MID\t(~(0))\n+#define X220_GPP_OUT_VAL_LOW\t(BIT(12) | BIT(18))\n+#define X220_GPP_OUT_VAL_MID\t0x0\n+#define X220_GPP_POL_LOW\t0x0\n+#define X220_GPP_POL_MID\t0x0\n+\n+int board_early_init_f(void)\n+{\n+\t/* Configure MPP */\n+\twritel(0x44042222, MVEBU_MPP_BASE + 0x00);\n+\twritel(0x11000004, MVEBU_MPP_BASE + 0x04);\n+\twritel(0x44444004, MVEBU_MPP_BASE + 0x08);\n+\twritel(0x04444444, MVEBU_MPP_BASE + 0x0c);\n+\twritel(0x00000004, MVEBU_MPP_BASE + 0x10);\n+\n+\t/* Set GPP Out value */\n+\twritel(X220_GPP_OUT_VAL_LOW, MVEBU_GPIO0_BASE + 0x00);\n+\twritel(X220_GPP_OUT_VAL_MID, MVEBU_GPIO1_BASE + 0x00);\n+\n+\t/* Set GPP Polarity */\n+\twritel(X220_GPP_POL_LOW, MVEBU_GPIO0_BASE + 0x0c);\n+\twritel(X220_GPP_POL_MID, MVEBU_GPIO1_BASE + 0x0c);\n+\n+\t/* Set GPP Out Enable */\n+\twritel(X220_GPP_OUT_ENA_LOW, MVEBU_GPIO0_BASE + 0x04);\n+\twritel(X220_GPP_OUT_ENA_MID, MVEBU_GPIO1_BASE + 0x04);\n+\n+\treturn 0;\n+}\n+\n+int board_init(void)\n+{\n+\t/* address of boot parameters */\n+\tgd->bd->bi_boot_params = mvebu_sdram_bar(0) + 0x100;\n+\n+\t/* Disable MBUS Err Prop - in order to avoid data aborts */\n+\tclrbits_le32(MVEBU_CPU_WIN_BASE + 0x200, (1 << 8));\n+\n+\treturn 0;\n+}\n+\n+#ifdef CONFIG_DISPLAY_BOARDINFO\n+int checkboard(void)\n+{\n+\tputs(\"Board: Allied Telesis x220\\n\");\n+\n+\treturn 0;\n+}\n+#endif\ndiff --git a/configs/x220_defconfig b/configs/x220_defconfig\nnew file mode 100644\nindex 000000000000..4318f5e6ef1d\n--- /dev/null\n+++ b/configs/x220_defconfig\n@@ -0,0 +1,76 @@\n+CONFIG_ARM=y\n+CONFIG_ARCH_CPU_INIT=y\n+CONFIG_ARCH_MVEBU=y\n+CONFIG_SYS_KWD_CONFIG=\"board/alliedtelesis/x220/kwbimage.cfg\"\n+CONFIG_TEXT_BASE=0x00800000\n+CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y\n+CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0xff0000\n+CONFIG_TARGET_X220=y\n+CONFIG_ENV_SIZE=0x10000\n+CONFIG_ENV_OFFSET=0x100000\n+CONFIG_ENV_SECT_SIZE=0x40000\n+CONFIG_DEFAULT_DEVICE_TREE=\"armada-xp-atl-x220\"\n+CONFIG_SYS_LOAD_ADDR=0x800000\n+CONFIG_PCI=y\n+CONFIG_SYS_MEMTEST_START=0x00800000\n+CONFIG_SYS_MEMTEST_END=0x00ffffff\n+CONFIG_FIT=y\n+CONFIG_FIT_VERBOSE=y\n+CONFIG_FIT_BEST_MATCH=y\n+CONFIG_USE_PREBOOT=y\n+CONFIG_SYS_CONSOLE_INFO_QUIET=y\n+CONFIG_SYS_MAXARGS=96\n+CONFIG_CMD_MEMTEST=y\n+CONFIG_SYS_ALT_MEMTEST=y\n+CONFIG_CMD_GPIO=y\n+CONFIG_CMD_I2C=y\n+CONFIG_CMD_SPI=y\n+CONFIG_CMD_USB=y\n+# CONFIG_CMD_SETEXPR is not set\n+CONFIG_CMD_TFTPPUT=y\n+CONFIG_CMD_DHCP=y\n+CONFIG_CMD_MII=y\n+CONFIG_CMD_PING=y\n+CONFIG_CMD_CACHE=y\n+CONFIG_CMD_TIME=y\n+CONFIG_CMD_EXT2=y\n+CONFIG_CMD_EXT4=y\n+CONFIG_CMD_FAT=y\n+CONFIG_CMD_FS_GENERIC=y\n+CONFIG_CMD_MTDPARTS=y\n+CONFIG_MTDIDS_DEFAULT=\"nand0=nand\"\n+CONFIG_MTDPARTS_DEFAULT=\"mtdparts=nand:112M(user),8M(errlog),8M(nand-bbt)\"\n+CONFIG_CMD_UBI=y\n+CONFIG_ENV_OVERWRITE=y\n+CONFIG_ENV_IS_IN_SPI_FLASH=y\n+CONFIG_ENV_RELOC_GD_ENV_ADDR=y\n+CONFIG_ARP_TIMEOUT=200\n+CONFIG_NET_RETRY_COUNT=50\n+CONFIG_GPIO_HOG=y\n+CONFIG_DM_PCA953X=y\n+CONFIG_DM_I2C=y\n+CONFIG_SYS_I2C_MVTWSI=y\n+# CONFIG_MMC is not set\n+CONFIG_MTD_RAW_NAND=y\n+CONFIG_SYS_NAND_USE_FLASH_BBT=y\n+CONFIG_NAND_PXA3XX=y\n+CONFIG_SYS_NAND_ONFI_DETECTION=y\n+CONFIG_SPI_FLASH_SFDP_SUPPORT=y\n+CONFIG_SPI_FLASH_MACRONIX=y\n+CONFIG_SPI_FLASH_STMICRO=y\n+CONFIG_SPI_FLASH_SST=y\n+# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set\n+CONFIG_PCI_MVEBU=y\n+CONFIG_SYS_NS16550=y\n+CONFIG_KIRKWOOD_SPI=y\n+CONFIG_USB=y\n+CONFIG_USB_EHCI_HCD=y\n+CONFIG_USB_STORAGE=y\n+CONFIG_USB_HOST_ETHER=y\n+CONFIG_USB_ETHER_ASIX=y\n+CONFIG_USB_ETHER_ASIX88179=y\n+CONFIG_USB_ETHER_MCS7830=y\n+CONFIG_USB_ETHER_RTL8152=y\n+CONFIG_USB_ETHER_SMSC95XX=y\n+CONFIG_WDT=y\n+CONFIG_WDT_ORION=y\ndiff --git a/include/configs/x220.h b/include/configs/x220.h\nnew file mode 100644\nindex 000000000000..3022ad491b7e\n--- /dev/null\n+++ b/include/configs/x220.h\n@@ -0,0 +1,20 @@\n+/* SPDX-License-Identifier: GPL-2.0+ */\n+/*\n+ * Copyright (C) 2025 Allied Telesis Labs\n+ */\n+\n+#ifndef _CONFIG_X220_H\n+#define _CONFIG_X220_H\n+\n+/* Keep device tree and initrd in lower memory so the kernel can access them */\n+#define CFG_EXTRA_ENV_SETTINGS\t\\\n+\t\"fdt_high=0x10000000\\0\"\t\t\\\n+\t\"initrd_high=0x10000000\\0\"\n+\n+/*\n+ * mv-common.h should be defined after CMD configs since it used them\n+ * to enable certain macros\n+ */\n+#include \"mv-common.h\"\n+\n+#endif /* _CONFIG_X220_H */\n","prefixes":["v2","3/3"]}