{"id":2175489,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2175489/?format=json","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/1.0/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20251218-gicv5-host-acpi-v2-2-eec76cd1d40b@kernel.org>","date":"2025-12-18T10:14:28","name":"[v2,2/7] ACPICA: Add Arm IORT IWB node definitions","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"aec2382a7590a1f5bf8c8135db76be503c8c3e8d","submitter":{"id":84664,"url":"http://patchwork.ozlabs.org/api/1.0/people/84664/?format=json","name":"Lorenzo Pieralisi","email":"lpieralisi@kernel.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20251218-gicv5-host-acpi-v2-2-eec76cd1d40b@kernel.org/mbox/","series":[{"id":485814,"url":"http://patchwork.ozlabs.org/api/1.0/series/485814/?format=json","date":"2025-12-18T10:14:26","name":"irqchip/gic-v5: Code first ACPI boot support","version":2,"mbox":"http://patchwork.ozlabs.org/series/485814/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2175489/checks/","tags":{},"headers":{"Return-Path":"\n <linux-pci+bounces-43275-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=kernel.org header.i=@kernel.org header.a=rsa-sha256\n header.s=k20201202 header.b=Fvxw4WEQ;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-43275-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=\"Fvxw4WEQ\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=10.30.226.201"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4dX67m4ndyz1y2F\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 18 Dec 2025 21:18:28 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id EAB4E30D0DBF\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 18 Dec 2025 10:15:21 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id D784233D6E6;\n\tThu, 18 Dec 2025 10:15:14 +0000 (UTC)","from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org\n [10.30.226.201])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id A94E233D519;\n\tThu, 18 Dec 2025 10:15:14 +0000 (UTC)","by smtp.kernel.org (Postfix) with ESMTPSA id B8EC7C4CEFB;\n\tThu, 18 Dec 2025 10:15:09 +0000 (UTC)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1766052914; cv=none;\n b=NvcUP2es6VqXCZfR8GW5rRvaTpeSpvhdJqyCI2S0luE7cBjZh48f6Mua/+AYXZ+QH3idCRTQWWXTZVrgHBRrABsC+ebn1Q/NhSxukDmxJt2uIBSljPkFVWLdumm00ikZ0Fb8s1gzU87QHtVNnbWAeUR3Mbv8YzLL5dFXHnUw3YA=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1766052914; c=relaxed/simple;\n\tbh=O2IYaXBjmzGVATucF4s0OnNh/D79299lGX0XG+UCCJI=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=h4BcXac3ZzhrP6Dlz5t6TKE4twRBnqrf6KMmCipnnZ5sJ0vKALm0Tkf2HCQYZlzyEzBlOiwMkWLM5OgL6GLt1Cf7kpVuJ8eBIaGkXT2nlJLFOuGn6/01CGhKJUFyoM4WFCmfLxNGNAywjEmcmCzqwCaUIGNNbevuvfhAf4StO/k=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org\n header.b=Fvxw4WEQ; arc=none smtp.client-ip=10.30.226.201","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;\n\ts=k20201202; t=1766052914;\n\tbh=O2IYaXBjmzGVATucF4s0OnNh/D79299lGX0XG+UCCJI=;\n\th=From:Date:Subject:References:In-Reply-To:To:Cc:From;\n\tb=Fvxw4WEQaz44c9aV3tXuTMKcjMx3lwFdnz9x1vkVlLwafeGqA3hugyiaQRJxmz4W8\n\t 5GaGMLdA4+c7xEr6NX3I+MH4FH9/BxY1o5GTo+Q9ZkU4kK/+PH1nNDJ1ed4QEWfXkA\n\t 2aDbWC5tkknMLaFV9H1p1R1jvHaCtdWTRgS5hI6rw9Oz5supUkm9MHtlGgfxqFnOX/\n\t l4JIQUxwJlrn2yg2iN76Kx6iqI4IyOWAMwrViTe6Ar6cvvfl3PPZ0F14ZALlCM9v8h\n\t VIbqtKfWh/W0hwVuMuYYQmKONdcgj2BqklrBg9IW0hULUsbYmePPtHp+jblJRNmjC8\n\t F/FDdN139IUDg==","From":"Lorenzo Pieralisi <lpieralisi@kernel.org>","Date":"Thu, 18 Dec 2025 11:14:28 +0100","Subject":"[PATCH v2 2/7] ACPICA: Add Arm IORT IWB node definitions","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"<linux-pci.vger.kernel.org>","List-Subscribe":"<mailto:linux-pci+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-pci+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"7bit","Message-Id":"<20251218-gicv5-host-acpi-v2-2-eec76cd1d40b@kernel.org>","References":"<20251218-gicv5-host-acpi-v2-0-eec76cd1d40b@kernel.org>","In-Reply-To":"<20251218-gicv5-host-acpi-v2-0-eec76cd1d40b@kernel.org>","To":"\"Rafael J. Wysocki\" <rafael@kernel.org>, Len Brown <lenb@kernel.org>,\n Robert Moore <robert.moore@intel.com>, Thomas Gleixner <tglx@linutronix.de>,\n Hanjun Guo <guohanjun@huawei.com>, Sudeep Holla <sudeep.holla@arm.com>,\n Marc Zyngier <maz@kernel.org>, Bjorn Helgaas <bhelgaas@google.com>","Cc":"linux-acpi@vger.kernel.org, acpica-devel@lists.linux.dev,\n linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org,\n linux-pci@vger.kernel.org, Lorenzo Pieralisi <lpieralisi@kernel.org>,\n Jose Marinho <jose.marinho@arm.com>","X-Mailer":"b4 0.14.3"},"content":"From: Jose Marinho <jose.marinho@arm.com>\n\nThe IORT IUWB node is defined in IORT issue E.g\nSee https://developer.arm.com/documentation/den0049/eg\n\nLink: https://github.com/acpica/acpica/commit/a90dc2f5\nSigned-off-by: Jose Marinho <jose.marinho@arm.com>\nSigned-off-by: Bob Moore <robert.moore@intel.com>\nSigned-off-by: Lorenzo Pieralisi <lpieralisi@kernel.org>\n---\n include/acpi/actbl2.h | 7 +++++++\n 1 file changed, 7 insertions(+)","diff":"diff --git a/include/acpi/actbl2.h b/include/acpi/actbl2.h\nindex fdabc6c64a9c..ba1a36d23e32 100644\n--- a/include/acpi/actbl2.h\n+++ b/include/acpi/actbl2.h\n@@ -680,6 +680,7 @@ enum acpi_iort_node_type {\n \tACPI_IORT_NODE_SMMU_V3 = 0x04,\n \tACPI_IORT_NODE_PMCG = 0x05,\n \tACPI_IORT_NODE_RMR = 0x06,\n+\tACPI_IORT_NODE_IWB = 0x07,\n };\n \n struct acpi_iort_id_mapping {\n@@ -858,6 +859,12 @@ struct acpi_iort_rmr_desc {\n \tu32 reserved;\n };\n \n+struct acpi_iort_iwb {\n+\tu64 base_address;\n+\tu16 iwb_index;\t\t/* Unique IWB identifier matching with the IWB GSI namespace. */\n+\tchar device_name[];\t/* Path of the IWB namespace object */\n+};\n+\n /*******************************************************************************\n  *\n  * IVRS - I/O Virtualization Reporting Structure\n","prefixes":["v2","2/7"]}