{"id":2175251,"url":"http://patchwork.ozlabs.org/api/1.0/patches/2175251/?format=json","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/1.0/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"<20251217-dt-bindings-pci-qcom-v2-11-873721599754@oss.qualcomm.com>","date":"2025-12-17T16:19:17","name":"[v2,11/12] dt-bindings: PCI: qcom,pcie-msm8996: Move MSM8996 to dedicated schema","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"a86b8d4a5265052b462f452657de64afda39232a","submitter":{"id":92171,"url":"http://patchwork.ozlabs.org/api/1.0/people/92171/?format=json","name":"Krzysztof Kozlowski","email":"krzysztof.kozlowski@oss.qualcomm.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20251217-dt-bindings-pci-qcom-v2-11-873721599754@oss.qualcomm.com/mbox/","series":[{"id":485718,"url":"http://patchwork.ozlabs.org/api/1.0/series/485718/?format=json","date":"2025-12-17T16:19:09","name":"dt-bindings: PCI: qcom: Move remaining devices to dedicated schema","version":2,"mbox":"http://patchwork.ozlabs.org/series/485718/mbox/"}],"check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2175251/checks/","tags":{},"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=U60rIXl1;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=TRR2lyki;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.105.105.114; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-43220-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=\"U60rIXl1\";\n\tdkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=\"TRR2lyki\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=205.220.180.131","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=oss.qualcomm.com"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4dWfWT61FMz1xty\n\tfor ; Thu, 18 Dec 2025 03:33:57 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 03F223145945\n\tfor ; Wed, 17 Dec 2025 16:22:21 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id A080634DB53;\n\tWed, 17 Dec 2025 16:19:49 +0000 (UTC)","from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com\n [205.220.180.131])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 454E734D4E2\n\tfor ; Wed, 17 Dec 2025 16:19:47 +0000 (UTC)","from pps.filterd (m0279872.ppops.net [127.0.0.1])\n\tby mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 5BHCL9I63002293\n\tfor ; Wed, 17 Dec 2025 16:19:46 GMT","from mail-qt1-f197.google.com (mail-qt1-f197.google.com\n [209.85.160.197])\n\tby mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4b3n332aj4-1\n\t(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n\tfor ; Wed, 17 Dec 2025 16:19:46 +0000 (GMT)","by mail-qt1-f197.google.com with SMTP id\n d75a77b69052e-4ee1b7293e7so199935241cf.0\n for ; Wed, 17 Dec 2025 08:19:46 -0800 (PST)","from [127.0.1.1] ([178.197.218.51])\n by smtp.gmail.com with ESMTPSA id\n a640c23a62f3a-b7cfa29be92sm1987868666b.10.2025.12.17.08.19.43\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 17 Dec 2025 08:19:43 -0800 (PST)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1765988389; cv=none;\n b=YaXkxcV9PFqQqhPV+U1N/6VSEcuIBGmjhrL83vliHE9tqnnL5xV4Ork/L6AhF6oKGz59HffPJtaS3Tgggqd9kSgMxisuxs+S+0P5TDucs/U/pGxGIsyXRPP2Y2uhRYGL05I8ReTfmHDkHqLqDXSsk/inU861xSL54AjU3fBR0es=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1765988389; c=relaxed/simple;\n\tbh=X2WjbqSMKIHdODzRlYp1Zh7d8krI26AQDQ8zCc7GDn4=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=dx0zQtSwvrjrWvMMTYmamkv3VTVkzTXoJHggaSiBsyXpM7jLCf1y4UNxf6akWoZjnbJ9dvQRp38hX3HYeKHILcSQIT8fTYjPZ8y8rKjePLiarxd546I3TH2dlqDGqUUpFE6IPr7ZNGL/BSwfOveL9IReyNUxKR1v6agRNdV2Wyc=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com;\n spf=pass smtp.mailfrom=oss.qualcomm.com;\n dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com\n header.b=U60rIXl1;\n dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.b=TRR2lyki; arc=none smtp.client-ip=205.220.180.131","DKIM-Signature":["v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n\tcc:content-transfer-encoding:content-type:date:from:in-reply-to\n\t:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=\n\tuVLs+KRrLIALpA0CvJSphRb7a3JC4XUYap9lokNywfM=; b=U60rIXl1hkPORA06\n\t3WvoXWiF6QbbV2nj7NMnvKacp02/WJpodu8NAJAggQdoWciyDmJmZ9VFGu8ywhTD\n\ti1+4ERE9B+MBkBfRyRsKSK55idQdCETLAKwymr+RoQBE/zmlH0kz7D+hvnS6JUFD\n\tqk67hFgDtO82qcx/NTG6/NbEd21NDH3EL/enNYkAn63cGWUyMooCinavV8pw5Wl2\n\tRt4vIspgddDdYX4/49WMufHTdnXs5qTxQBG0IWiogBt7sZcFca83jN1D1qb67sxy\n\t2qu/UI6oAtq/jIkDK8yFhZg61lG9aXrvJNkMJckb2CHnr1kkQ5glKc1kj+yGzUb1\n\ttKg+Bw==","v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1765988385; x=1766593185;\n darn=vger.kernel.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to;\n bh=uVLs+KRrLIALpA0CvJSphRb7a3JC4XUYap9lokNywfM=;\n b=TRR2lykifBKpLKrJHOnvJIRIdeKn48NbFgf89Jjp/rWh7zci6T38Qmx5rWHrSQ3cZ4\n LcFr9OmJKK4SX0+K0QYybqBn9tUzEDIzR9ePStv4HZcwm7boG8+WjZdrec18jz8sUEuy\n UlUk7ksgy5wQZqqowq/0bZraXsEz2dguRH12w8UPzCKNOsPPOIDvDBiX6yQpRP/8VWeu\n 1j5fh1ChiUo/cYovCdgEYGgqyoenE+81UsDw/sXoevZNOIx/+GCEEeBwR9s2bCU/OEGW\n nvmKih1CKmXrytoMc5aRJrXp90dl2gDABJ+g8LYzue0pUPa2rg8NBiFCBSnKYDWZNkeu\n KKdQ=="],"X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1765988385; x=1766593185;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=uVLs+KRrLIALpA0CvJSphRb7a3JC4XUYap9lokNywfM=;\n b=ED6iZ0nTN7SAjdhAlHhP5paQLTpe/J1Op9qAqdJFv0/HqVUfL5SosOYxpuiwFaus6i\n xM/e3dqVbaHiwyhIkcUod/9SlxmkccCS3zRFHTw/PKToIis1b1hXivrRHb9D812vhfSx\n thV/RegwsE6QOATk6qMTu0xLB8JPZWwm+zqf7K+ce2K7pI/qnxTK6+zUD56AkqjveZ4A\n qN9saAyhnoFZSk9zQJunT6sVZOzo/E9j2cgS5nKz1/ojYO3qNQsRbGaMDIzu3wUH+aKZ\n obAc+elrCCHbP4oiOs2CYWCFdrUPUd+M3lRiG4hOYwO7gyjL0GRdgofUhHCsd4hf9LDB\n Q/Pw==","X-Forwarded-Encrypted":"i=1;\n AJvYcCXB5K4c2SsKtJKt3JJmNUCy+wK5OBdZWp/3SSU+93LJ7FIiC6ejmz+/42PV6P8cv6+rLNG9c4ApOXM=@vger.kernel.org","X-Gm-Message-State":"AOJu0YwGs4WirmG3KBAOu8i5j3HbJYwHoenZPL2b3EtK8CaptqQyKMnd\n\twYzVn7KJpjvK7M3Wl+32/wD2rovzGnwBWCr6sVXQxZdWtnI52mzMiDoxxX+fzCl48g4byPlRsQK\n\txKZipNd751Pon+CaTGMZqcuRbyrJMXYpq+Dg98dxBGyQEg9m8cl6jNGJl7A0PxhI=","X-Gm-Gg":"AY/fxX5unCz3KuzNcyiblBAqqsyAY5LSQIZJMrjSuwUuiUbhc3YRXq8nj5lry6bmt6g\n\tH56VvfugxcGMZvr/wtZgYkgXTZOlHcsI9ETLzBcF2yap6hR5a6gVvqYB/K0Uts7sfMxTkylRE8t\n\tzrltL4qje4z4sgOPp8CiCLjeMG1phkCpHHive+ZS1v74gBDjDfLiDgj6TtUhy9hB4uhqMlZhHPz\n\tlZE88bAfQql09bvV0ow0hvshuQSDRRb8c6PhPKs1BphfUlyg/GHy+rATdZ4AYXt+awxdOqxW99A\n\tGkm2zV0pRGfv58CWXBky5ND0yEdeMAlw96hY4CcjWJA+tyCk9BqJXPTQy4QBWwt3WeBi3U3eZ8Z\n\t7kdPbJn/hWmk89ujI4UsUglBKaeGa8+zi","X-Received":["by 2002:a05:622a:1e8e:b0:4ed:b441:d866 with SMTP id\n d75a77b69052e-4f1d05fcb76mr251114831cf.65.1765988385430;\n Wed, 17 Dec 2025 08:19:45 -0800 (PST)","by 2002:a05:622a:1e8e:b0:4ed:b441:d866 with SMTP id\n d75a77b69052e-4f1d05fcb76mr251113861cf.65.1765988384420;\n Wed, 17 Dec 2025 08:19:44 -0800 (PST)"],"X-Google-Smtp-Source":"\n AGHT+IEBPDcxWde60PwU3M4SitdXmJ33mRfEM+V0oKYO8+w4QjzwiQ4ik0pO0n/N0kov9LvEj2NtMA==","From":"Krzysztof Kozlowski ","Date":"Wed, 17 Dec 2025 17:19:17 +0100","Subject":"[PATCH v2 11/12] dt-bindings: PCI: qcom,pcie-msm8996: Move MSM8996\n to dedicated schema","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"7bit","Message-Id":"\n <20251217-dt-bindings-pci-qcom-v2-11-873721599754@oss.qualcomm.com>","References":"<20251217-dt-bindings-pci-qcom-v2-0-873721599754@oss.qualcomm.com>","In-Reply-To":"\n <20251217-dt-bindings-pci-qcom-v2-0-873721599754@oss.qualcomm.com>","To":"Bjorn Helgaas ,\n Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84?=\n\t=?utf-8?q?ski?= ,\n Manivannan Sadhasivam , Rob Herring ,\n Krzysztof Kozlowski , Conor Dooley ,\n Bjorn Andersson ","Cc":"linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org,\n devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,\n Krzysztof Kozlowski ","X-Mailer":"b4 0.14.3","X-Developer-Signature":"v=1; a=openpgp-sha256; l=8360;\n i=krzysztof.kozlowski@oss.qualcomm.com; h=from:subject:message-id;\n bh=X2WjbqSMKIHdODzRlYp1Zh7d8krI26AQDQ8zCc7GDn4=;\n b=owEBbQKS/ZANAwAKAcE3ZuaGi4PXAcsmYgBpQtgF+80PGRZh4ZcDUSsFlR57fDthMMCHobVZa\n liRR0em2GGJAjMEAAEKAB0WIQTd0mIoPREbIztuuKjBN2bmhouD1wUCaULYBQAKCRDBN2bmhouD\n 18/uEACD/hnhoGJK4tOQp84LQEzUz1op6WqpnsB19gE78NnzIAMrpTlq8ZuLvcCYKUd1kA+sAlX\n W44gJ3X150nNEMViQxazRADVMI5KBtHQ6r8XXDwUArR7Xb9u1WfHz4xHBlMIOHDdQR3iVT9jLwe\n RNHv0IFQFFUw1xKpSxnw4asBzzgMPGCjgzCRedzs9KhSd4G5K25QttunJjWTbYkFBuX8LFzk49s\n l4Xv332TnTvonffigOQa9HgLwm7B6q8O2Z6IG1rFBf4QmNH5dy/8jgtiGo3+grdPy2gGnrB/BKB\n fyE/lxbb+dYVzIVCigisC18bdcdBnieRra6vEmOpfB90k3WwjYL5Og1SJAqJPvyo9KB2xBA9auM\n 6ojNJwuxj6Fm8+dzIcE1H2xLOQTSE2cD+Sct4asLYIiqd2G+WV378zuTamGyH5ItTURn+z8RQAw\n pjvifYgiDMl2IlX1Cvt4JtCEUonqdk16p9xBaWg3ltVHiyPhctISIoIL8UQGyTCruupc8CWmVGJ\n 6PT4LNsz/tDVLATIV0CEMyXhszuED07LKerFzDwm2/0QeYxGDhkOx9Ty4TAH6xO2Ia2IVHIYHEa\n T/VhqnFbEdegP2vvxSwIwyD157cREajFHZ3G3NguRPH/Ij53GfVFK7A1J41tS24djiw1Ob/HdbG\n CH+pBvxzcrVm7yA==","X-Developer-Key":"i=krzysztof.kozlowski@oss.qualcomm.com; a=openpgp;\n fpr=9BD07E0E0C51F8D59677B7541B93437D3B41629B","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjUxMjE3MDEyOCBTYWx0ZWRfX+bsXo2j8Hyb4\n mE1xRm3apu5nD3D9XCLNGmpyN3cOMLyA18O+Nyfyu9pRvfoQpS+5GRMvvbUQc+U8KSZ1HY9o1VR\n F392oGLRZJqhw+i3yh0maDQETVxbhwlqbcsTx+c0k5y6lHY3AvFMxLXNcw98K2l5KBJTKa3QRwN\n /ogL//oqjUZ+MbtMFv/48wulnSmPT/XPGm6EQVXvSjLiDwoxlZodN0Nra4B7PVno/nL7VtOxoQ6\n Szacgdn5mkzb9B+KdKuVh3mIMWvXal6C6lacy1uLveedX5/+ceNRsZtJZ+gGnhmH5vVgx/NJIc4\n X9eqDjCZqnYF/TXpHpNWCyIUSVhDvDruz+Zir01rljh4tuyUzRFqN4G/uWJbXZDVYFmKFpHIMLH\n RItbbDMXkZ3+eRfOpeZ/Zs23s4uwbQ==","X-Proofpoint-GUID":"iAWoxPFBAOxIe-kRwV6AgzrHKOXO7QZ8","X-Proofpoint-ORIG-GUID":"iAWoxPFBAOxIe-kRwV6AgzrHKOXO7QZ8","X-Authority-Analysis":"v=2.4 cv=U82fzOru c=1 sm=1 tr=0 ts=6942d822 cx=c_pps\n a=EVbN6Ke/fEF3bsl7X48z0g==:117 a=hmARNUlj3OVxZ3RlbIsQyw==:17\n a=IkcTkHD0fZMA:10 a=wP3pNCr1ah4A:10 a=s4-Qcg_JpJYA:10\n a=VkNPw1HP01LnGYTKEx00:22 a=gEfo2CItAAAA:8 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8\n a=IKDxjynl_XDzIR9_nSAA:9 a=QEXdDO2ut3YA:10 a=a_PwQJl-kcHnX1M80qC6:22\n a=sptkURWiP4Gy88Gu7hUp:22","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49\n definitions=2025-12-17_03,2025-12-16_05,2025-10-01_01","X-Proofpoint-Spam-Details":"rule=outbound_notspam policy=outbound score=0\n phishscore=0 bulkscore=0 impostorscore=0 malwarescore=0 priorityscore=1501\n adultscore=0 clxscore=1011 spamscore=0 lowpriorityscore=0 suspectscore=0\n classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0\n reason=mlx scancount=1 engine=8.22.0-2510240001 definitions=main-2512170128"},"content":"Move MSM8996 PCIe devices from qcom,pcie.yaml binding to a dedicated\nfile to make reviewing and maintenance easier.\n\nNew schema is equivalent to the old one with few changes:\n - Adding a required compatible, which is actually redundant.\n - Drop the really obvious comments next to clock/reg/reset-names items.\n - Expecting eight MSI interrupts and one global, instead of only one,\n which was incomplete hardware description.\n\nReviewed-by: Rob Herring (Arm) \nSigned-off-by: Krzysztof Kozlowski \n---\n .../devicetree/bindings/pci/qcom,pcie-msm8996.yaml | 156 +++++++++++++++++++++\n .../devicetree/bindings/pci/qcom,pcie.yaml | 61 --------\n 2 files changed, 156 insertions(+), 61 deletions(-)","diff":"diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-msm8996.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-msm8996.yaml\nnew file mode 100644\nindex 000000000000..f2081ae1593f\n--- /dev/null\n+++ b/Documentation/devicetree/bindings/pci/qcom,pcie-msm8996.yaml\n@@ -0,0 +1,156 @@\n+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)\n+%YAML 1.2\n+---\n+$id: http://devicetree.org/schemas/pci/qcom,pcie-msm8996.yaml#\n+$schema: http://devicetree.org/meta-schemas/core.yaml#\n+\n+title: Qualcomm MSM8996 PCI Express Root Complex\n+\n+maintainers:\n+ - Bjorn Andersson \n+ - Manivannan Sadhasivam \n+\n+properties:\n+ compatible:\n+ oneOf:\n+ - enum:\n+ - qcom,pcie-msm8996\n+ - items:\n+ - const: qcom,pcie-msm8998\n+ - const: qcom,pcie-msm8996\n+\n+ reg:\n+ minItems: 4\n+ maxItems: 5\n+\n+ reg-names:\n+ minItems: 4\n+ items:\n+ - const: parf\n+ - const: dbi\n+ - const: elbi\n+ - const: config\n+ - const: mhi\n+\n+ clocks:\n+ maxItems: 5\n+\n+ clock-names:\n+ items:\n+ - const: pipe # Pipe Clock driving internal logic\n+ - const: aux\n+ - const: cfg\n+ - const: bus_master # Master AXI clock\n+ - const: bus_slave # Slave AXI clock\n+\n+ interrupts:\n+ minItems: 8\n+ maxItems: 9\n+\n+ interrupt-names:\n+ minItems: 8\n+ items:\n+ - const: msi0\n+ - const: msi1\n+ - const: msi2\n+ - const: msi3\n+ - const: msi4\n+ - const: msi5\n+ - const: msi6\n+ - const: msi7\n+ - const: global\n+\n+ vdda-supply:\n+ description: A phandle to the core analog power supply\n+\n+ vddpe-3v3-supply:\n+ description: A phandle to the PCIe endpoint power supply\n+\n+required:\n+ - power-domains\n+\n+allOf:\n+ - $ref: qcom,pcie-common.yaml#\n+\n+unevaluatedProperties: false\n+\n+examples:\n+ - |\n+ #include \n+ #include \n+ #include \n+\n+ pcie@600000 {\n+ compatible = \"qcom,pcie-msm8996\";\n+ reg = <0x00600000 0x2000>,\n+ <0x0c000000 0xf1d>,\n+ <0x0c000f20 0xa8>,\n+ <0x0c100000 0x100000>;\n+ reg-names = \"parf\", \"dbi\", \"elbi\", \"config\";\n+ ranges = <0x01000000 0x0 0x00000000 0x0c200000 0x0 0x100000>,\n+ <0x02000000 0x0 0x0c300000 0x0c300000 0x0 0xd00000>;\n+\n+ device_type = \"pci\";\n+ bus-range = <0x00 0xff>;\n+ num-lanes = <1>;\n+ #address-cells = <3>;\n+ #size-cells = <2>;\n+ linux,pci-domain = <0>;\n+\n+ clocks = <&gcc GCC_PCIE_0_PIPE_CLK>,\n+ <&gcc GCC_PCIE_0_AUX_CLK>,\n+ <&gcc GCC_PCIE_0_CFG_AHB_CLK>,\n+ <&gcc GCC_PCIE_0_MSTR_AXI_CLK>,\n+ <&gcc GCC_PCIE_0_SLV_AXI_CLK>;\n+ clock-names = \"pipe\",\n+ \"aux\",\n+ \"cfg\",\n+ \"bus_master\",\n+ \"bus_slave\";\n+\n+ interrupts = ,\n+ ,\n+ ,\n+ ,\n+ ,\n+ ,\n+ ,\n+ ;\n+ interrupt-names = \"msi0\",\n+ \"msi1\",\n+ \"msi2\",\n+ \"msi3\",\n+ \"msi4\",\n+ \"msi5\",\n+ \"msi6\",\n+ \"msi7\";\n+ #interrupt-cells = <1>;\n+ interrupt-map-mask = <0 0 0 0x7>;\n+ interrupt-map = <0 0 0 1 &intc GIC_SPI 244 IRQ_TYPE_LEVEL_HIGH>, /* int_a */\n+ <0 0 0 2 &intc GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH>, /* int_b */\n+ <0 0 0 3 &intc GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>, /* int_c */\n+ <0 0 0 4 &intc GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>; /* int_d */\n+\n+ pinctrl-names = \"default\", \"sleep\";\n+ pinctrl-0 = <&pcie0_state_on>;\n+ pinctrl-1 = <&pcie0_state_off>;\n+\n+ phys = <&pciephy_0>;\n+ phy-names = \"pciephy\";\n+\n+ power-domains = <&gcc PCIE0_GDSC>;\n+\n+ perst-gpios = <&tlmm 35 GPIO_ACTIVE_LOW>;\n+ vddpe-3v3-supply = <&wlan_en>;\n+ vdda-supply = <&vreg_l28a_0p925>;\n+\n+ pcie@0 {\n+ device_type = \"pci\";\n+ reg = <0x0 0x0 0x0 0x0 0x0>;\n+ bus-range = <0x01 0xff>;\n+\n+ #address-cells = <3>;\n+ #size-cells = <2>;\n+ ranges;\n+ };\n+ };\ndiff --git a/Documentation/devicetree/bindings/pci/qcom,pcie.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie.yaml\nindex c9b41c2254b1..0d3b49485505 100644\n--- a/Documentation/devicetree/bindings/pci/qcom,pcie.yaml\n+++ b/Documentation/devicetree/bindings/pci/qcom,pcie.yaml\n@@ -19,10 +19,6 @@ properties:\n oneOf:\n - enum:\n - qcom,pcie-apq8084\n- - qcom,pcie-msm8996\n- - items:\n- - const: qcom,pcie-msm8998\n- - const: qcom,pcie-msm8996\n \n reg:\n minItems: 4\n@@ -75,9 +71,6 @@ properties:\n vdda-supply:\n description: A phandle to the core analog power supply\n \n- vddpe-3v3-supply:\n- description: A phandle to the PCIe endpoint power supply\n-\n phys:\n maxItems: 1\n \n@@ -124,7 +117,6 @@ allOf:\n contains:\n enum:\n - qcom,pcie-apq8084\n- - qcom,pcie-msm8996\n then:\n properties:\n reg:\n@@ -162,27 +154,6 @@ allOf:\n items:\n - const: core # Core reset\n \n- - if:\n- properties:\n- compatible:\n- contains:\n- enum:\n- - qcom,pcie-msm8996\n- then:\n- properties:\n- clocks:\n- minItems: 5\n- maxItems: 5\n- clock-names:\n- items:\n- - const: pipe # Pipe Clock driving internal logic\n- - const: aux # Auxiliary (AUX) clock\n- - const: cfg # Configuration clock\n- - const: bus_master # Master AXI clock\n- - const: bus_slave # Slave AXI clock\n- resets: false\n- reset-names: false\n-\n - if:\n not:\n properties:\n@@ -195,38 +166,6 @@ allOf:\n - resets\n - reset-names\n \n- - if:\n- properties:\n- compatible:\n- contains:\n- enum:\n- - qcom,pcie-msm8996\n- - qcom,pcie-msm8998\n- then:\n- oneOf:\n- - properties:\n- interrupts:\n- maxItems: 1\n- interrupt-names:\n- items:\n- - const: msi\n- - properties:\n- interrupts:\n- minItems: 8\n- maxItems: 9\n- interrupt-names:\n- minItems: 8\n- items:\n- - const: msi0\n- - const: msi1\n- - const: msi2\n- - const: msi3\n- - const: msi4\n- - const: msi5\n- - const: msi6\n- - const: msi7\n- - const: global\n-\n - if:\n properties:\n compatible:\n","prefixes":["v2","11/12"]}