{"id":2175710,"url":"http://patchwork.ozlabs.org/api/1.0/covers/2175710/?format=json","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/1.0/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null},"msgid":"","date":"2025-12-18T19:09:05","name":"[0/4] Fix RP1 DeviceTree hierarchy and drop overlay support","submitter":{"id":88172,"url":"http://patchwork.ozlabs.org/api/1.0/people/88172/?format=json","name":"Andrea della Porta","email":"andrea.porta@suse.com"},"series":[{"id":485901,"url":"http://patchwork.ozlabs.org/api/1.0/series/485901/?format=json","date":"2025-12-18T19:09:05","name":"Fix RP1 DeviceTree hierarchy and drop overlay support","version":1,"mbox":"http://patchwork.ozlabs.org/series/485901/mbox/"}],"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=suse.com header.i=@suse.com header.a=rsa-sha256\n header.s=google header.b=bYiAIQjc;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-43320-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com\n header.b=\"bYiAIQjc\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.208.49","smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=suse.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=suse.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4dXKt913jMz1xty\n\tfor ; Fri, 19 Dec 2025 06:07:29 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 3913830198D4\n\tfor ; Thu, 18 Dec 2025 19:06:44 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 7B6F932E152;\n\tThu, 18 Dec 2025 19:06:43 +0000 (UTC)","from mail-ed1-f49.google.com (mail-ed1-f49.google.com\n [209.85.208.49])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 3D89D2DEA9B\n\tfor ; Thu, 18 Dec 2025 19:06:41 +0000 (UTC)","by mail-ed1-f49.google.com with SMTP id\n 4fb4d7f45d1cf-64b791b5584so1120113a12.0\n for ; Thu, 18 Dec 2025 11:06:40 -0800 (PST)","from localhost (host-79-37-15-246.retail.telecomitalia.it.\n [79.37.15.246])\n by smtp.gmail.com with ESMTPSA id\n 4fb4d7f45d1cf-64b91056731sm173599a12.8.2025.12.18.11.06.38\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 18 Dec 2025 11:06:38 -0800 (PST)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1766084803; cv=none;\n b=pHka4kWlcj4+0dFQIuQGF7z1/Gic7TVCvm61YB8C8fhT48Dy4JF+EHQK7BQ24E8apeznuPA07Jw3clqRiPhPzO0I/txPADznfJtd3Llf50IrWIh95UBuTFUnqSFawtQJRFRfYGu8v5mpnpfVsk4GOpC2jYVshJ6MYejAgUMGFNw=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1766084803; c=relaxed/simple;\n\tbh=WEloQA/XIFfWLUJFGSkNRutlWTf+KyY3iz9RK9E79CE=;\n\th=From:To:Subject:Date:Message-ID:MIME-Version;\n b=NaY3wvS+ttmUT6AYaTX/RColzDYFE9mivdcdgtWlMoIApapmQlzzSUd+bBbo/8peswzPbBvfEFQymX77/givgVs0mDaFrTea8zYI0FY0unkgyxC53qIkzsSX1PAIGVteUHdi0ISR4wuCKCaJ7sAwuUWb81bqHDaRVZxaVHBg6mQ=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=suse.com;\n spf=pass smtp.mailfrom=suse.com;\n dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com\n header.b=bYiAIQjc; arc=none smtp.client-ip=209.85.208.49","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=suse.com; s=google; t=1766084799; x=1766689599;\n darn=vger.kernel.org;\n h=content-transfer-encoding:mime-version:message-id:date:subject:to\n :from:from:to:cc:subject:date:message-id:reply-to;\n bh=KZxHqu3SzujmiotRlzxJm3UYnzflG11IekQhIfmml9I=;\n b=bYiAIQjcpQ1P7CpNuSphu34YonpaInJhvMH4zNG/Ju2wfcsWOq1om3ZEGsIQsRppd5\n 0ef40PPMwlk+gYxR3Hnb2SwHG2hOi3TN6J2JbgtK82RXTuG+ABLidN/jSJSMuWX+LSG+\n xoPkxaPqve+RfiQ0DSfwSGK0Nfz8Ie85I90kUGM3YByfeF/ldylbnybhsoqDF+8u973v\n YKm8+8g0TTLhnOdtvaYQPaMUoHwnwZrUlqU59yZE2L2wmvjfhcp/k5z2rODjQeL7anOe\n +gjzgC4HAsUJuHT46aDvTjAfirDLmOcmjK/kZVQbG61YBTtVJgDpQpTGaIGED4vo0wRG\n hB7Q==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1766084799; x=1766689599;\n h=content-transfer-encoding:mime-version:message-id:date:subject:to\n :from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id\n :reply-to;\n bh=KZxHqu3SzujmiotRlzxJm3UYnzflG11IekQhIfmml9I=;\n b=TeK2LvB3TyffDNu4DfnW2NLku6TkawXs1q1Q8YwRyc26BFpTc0agNrWZLzmwBo4C3b\n msOUpUTTtPlogSrSb1OMz6vENtL67VgAc6tOIM5cljjGGwNwNScdvyZnd18Qixj+uhmn\n GEx/ixC3RmqL+siCmnxxVfKIQST6fauaV2iwlF1Z8URPLmaao0bO+35YlMMFRmD+Y2PX\n HZsd16xJwD+tdUUi6gmMUFmqgV8IufU4Q7wKkQ22AjcbSzIsWza2XGnvEha2fOf15mz3\n YTUK9QIOm2DCFZwOvPJSJtlxXLnh9jJ6jObD9apq8KB/4WMICsH2ZVHFyNNwdDQ/Gs8H\n kIGQ==","X-Forwarded-Encrypted":"i=1;\n AJvYcCXBGyZwY/KiKUsZZE3VQZFo96jvxRqQMpYFhGoDzWKcTX7r9j8W3EyT+rRxKJCyNjkpuIhrt/CEHK0=@vger.kernel.org","X-Gm-Message-State":"AOJu0YxszmMrp/A+dJtujsXYdEmINWHT31hZbIos7k/p++anB3qK5e72\n\ts1xSpp0DG35kEhY79t+1sHOGLN8ULn+9JyVMduONIn41JoMCSn0bTo3I1SXbuZ27ArU=","X-Gm-Gg":"AY/fxX6ijYOvbTJA7Ch6wqShPeUrucr/z0hpv/UsMU7W0uViBKiLoSK7XMDcux+D3W0\n\tB0HWoiwJdYFtAGChlxEVQhAuQMgIHBqOX1F5Zof7slYrHPpxuD7lCs7OgzYzz8WjMwQRGyAam9N\n\te0DrAcGQnecumyIrUzOwidS9YjHnUTdAjE8wHD8IeTKo7iNxt+KvGIQVVbKygpjJXA7nEpp8VA+\n\taThA/H0wezRl6XjJBBjiyVnVHwuSkb3KVllTs6Srag+4vOKsqcRHfXskgTKyPr9mfQ4Qb91EdPI\n\taRh+8SH9hPli5i25FdJDU+mXNuVM6f7PIO0gdvXpMXZJ50LKuoHT/5gAcH6JFQ2ABbCKl4r7cip\n\tLJKcw7mE64FP+hAzHZqVbmjV2Su8r9TOBVq/dL8S0hhEJyOaP4yb70LgrhNMebguajLX6KtcDcM\n\tAPbYYw1hFyOxYtKA9VrRuqEOSviDnXWWwStA5DC4HdR+j/DST1OZ1mWw==","X-Google-Smtp-Source":"\n AGHT+IHWG4LHoKaiiruOEBctdxAHnsbItZY+jg4X40WE9oC/dX/aDtGLSsf4UY9Cm0B4WQZVSPvMPw==","X-Received":"by 2002:a05:6402:40c9:b0:649:8be7:eda with SMTP id\n 4fb4d7f45d1cf-64b8e94d0demr435503a12.8.1766084799432;\n Thu, 18 Dec 2025 11:06:39 -0800 (PST)","From":"Andrea della Porta ","To":"Rob Herring ,\n\tKrzysztof Kozlowski ,\n\tConor Dooley ,\n\tFlorian Fainelli ,\n\tBroadcom internal kernel review list ,\n\tAndrea della Porta ,\n\tBjorn Helgaas ,\n\tdevicetree@vger.kernel.org,\n\tlinux-kernel@vger.kernel.org,\n\tlinux-rpi-kernel@lists.infradead.org,\n\tlinux-arm-kernel@lists.infradead.org,\n\tlinux-pci@vger.kernel.org,\n\tiivanov@suse.de,\n\tsvarbanov@suse.de,\n\tmbrugger@suse.com,\n\tPhil Elwell ","Subject":"[PATCH 0/4] Fix RP1 DeviceTree hierarchy and drop overlay support","Date":"Thu, 18 Dec 2025 20:09:05 +0100","Message-ID":"","X-Mailer":"git-send-email 2.51.0","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit"},"content":"The current RP1 implementation is plagued by several issues, as follows:\n\n- the node name for RP1 is too specific and should be generic instead\n (see [1]).\n\n- the fully defined DTS has its PCI hierarchy wrongly described. There\n should be a PCI root port between the root complex and the endpoint\n (see [1]).\n\n- since CONFIG_PCI_DYNAMIC_OF_NODES can be dropped in the future\n becoming an automatically enabled feature, it would be wise to not\n depend on it (see [2]).\n\n- overlay support has led to a lot of confusion. It's not really usable \n right now and users are not even used to it (see [3]).\n\nThis patch aims at solving the aforementioned problems by amending the\nPCI topology as follows:\n\n ...\n pcie@1000120000 {\n ...\n\n pci@0,0 {\n device_type = \"pci\";\n reg = <0x00 0x00 0x00 0x00 0x00>;\n ...\n\n dev@0,0 {\n compatible = \"pci1de4,1\";\n reg = <0x10000 0x00 0x00 0x00 0x00>;\n ...\n\n pci-ep-bus@1 {\n compatible = \"simple-bus\";\n ...\n\n /* peripherals child nodes */\n }; \n }; \n }; \n }; \n\nThe reg property is important since it permits the binding the OF\ndevice_node structure to the pci_dev, encoding the BDF in the upper\nportion of the address.\n\nThis patch also drops the overlay support in favor of the fully\ndescribed DT while streamlining it as a result.\n\nLinks:\n[1] - https://lore.kernel.org/all/aTvz_OeVnciiqATz@apocalypse/\n[2] - https://lore.kernel.org/all/CAL_JsqJUzB71QdMcxJtNZ7raoPcK+SfTh7EVzGmk=syo8xLKQw@mail.gmail.com/\n[3] - https://lore.kernel.org/all/CAL_JsqJUzB71QdMcxJtNZ7raoPcK+SfTh7EVzGmk=syo8xLKQw@mail.gmail.com/\n\nAndrea della Porta (4):\n dt-bindings: misc: pci1de4,1: add required reg property for endpoint\n misc: rp1: drop overlay support\n arm64: dts: broadcom: bcm2712: fix RP1 endpoint PCI topology\n arm64: dts: broadcom: rp1: drop RP1 overlay\n\n .../devicetree/bindings/misc/pci1de4,1.yaml | 8 +++-\n arch/arm64/boot/dts/broadcom/Makefile | 4 +-\n ...-ovl-rp1.dts => bcm2712-rpi-5-b-base.dtsi} | 0\n .../boot/dts/broadcom/bcm2712-rpi-5-b.dts | 39 ++++++++++++-------\n arch/arm64/boot/dts/broadcom/rp1-nexus.dtsi | 14 -------\n arch/arm64/boot/dts/broadcom/rp1.dtso | 11 ------\n drivers/misc/rp1/Kconfig | 6 +--\n drivers/misc/rp1/Makefile | 3 +-\n drivers/misc/rp1/rp1-pci.dtso | 25 ------------\n drivers/misc/rp1/rp1_pci.c | 37 ++----------------\n drivers/pci/quirks.c | 1 -\n 11 files changed, 40 insertions(+), 108 deletions(-)\n rename arch/arm64/boot/dts/broadcom/{bcm2712-rpi-5-b-ovl-rp1.dts => bcm2712-rpi-5-b-base.dtsi} (100%)\n delete mode 100644 arch/arm64/boot/dts/broadcom/rp1-nexus.dtsi\n delete mode 100644 arch/arm64/boot/dts/broadcom/rp1.dtso\n delete mode 100644 drivers/misc/rp1/rp1-pci.dtso"}