From patchwork Tue Oct 3 23:02:38 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Osipenko X-Patchwork-Id: 821062 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-tegra-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="EXbQ3494"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3y6F392v27z9sNr for ; Wed, 4 Oct 2017 10:04:21 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751749AbdJCXEU (ORCPT ); Tue, 3 Oct 2017 19:04:20 -0400 Received: from mail-wm0-f66.google.com ([74.125.82.66]:49902 "EHLO mail-wm0-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751148AbdJCXDX (ORCPT ); Tue, 3 Oct 2017 19:03:23 -0400 Received: by mail-wm0-f66.google.com with SMTP id b189so15607206wmd.4; Tue, 03 Oct 2017 16:03:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=GxoPK/YmzpmSI2986xATxxHdP4mnOCJ8Cbj0lPN++6A=; b=EXbQ3494uE0QBezRNYTDb1iBwmUNWDuGDwImYdN92k3mUhG/F9KWwJ8SXB2kd/91Dz XBHJljLSeHpKkkK66TLK6frpM2LQVAo6X4q82RR+pP316oRuWluLgvBn8pC+zW6igLHi r6sZkn/Xwy3+UBjizlCz8g6swOFQaaUDP+Hy4knhTUEsZszbsoXUxr3eYus406K141Hm iNkTNTfxm/zjSaKUgwbG91tWC9EMQYWFMmrquzEWNF1+PNJLY4kNdMLhB65BxY4Ci0rJ 1nIrs+LKXu0G9rmfRw6Nkg8cNHdKLf2AZVZ+rICrGc537xbqgrGyiOPQawzuY9ImOzHH XLag== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=GxoPK/YmzpmSI2986xATxxHdP4mnOCJ8Cbj0lPN++6A=; b=C7dN9BQBUfxid6DkkDANi8X2jKSJV7vfEqsTR7op078nvs3ts6FtFS2v0GMLSeHsK2 vcAHNx1MXCmWB3PyhtUjCydppADoT/phy1RGg4yz1aE87Ny0HoXgmJco75udUZ7uajgs E78HVSPD6UOL9v6ww7MRekKsudkqLcCrKvluwJzErWIKFDGRsNsyhU/xwS83CD5aCY/+ CEMkLkNo9XcVnMJoogmNro7lshn54hjVbQMggY58acri5P02BRVXZwLKIaf3OJh2oTT+ e00fO3witdmFPg6U2FB8wCIiVVP2HOP2H09jNxqGM0cdj2Jw73gzMEfrfBZMmuWC9Pz0 hEKQ== X-Gm-Message-State: AMCzsaUuZMu9NBtJR364qHU5kxDM6ARma0LLkvNtNcowxPxIT/Mrku2q PYr9MmokYvqA0dZIIVMIUAQ= X-Google-Smtp-Source: AOwi7QAZeVP9o53LfOZZcMBsnFLkosyz/6GtxFrow8dT0qKpysKjvpRRL6ftFOolOlZrmXnLwwV9+g== X-Received: by 10.28.213.75 with SMTP id m72mr7848760wmg.17.1507071801718; Tue, 03 Oct 2017 16:03:21 -0700 (PDT) Received: from localhost.localdomain (ppp109-252-55-163.pppoe.spdop.ru. [109.252.55.163]) by smtp.gmail.com with ESMTPSA id w82sm17971587wme.5.2017.10.03.16.03.20 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 03 Oct 2017 16:03:21 -0700 (PDT) From: Dmitry Osipenko To: Thierry Reding , Jonathan Hunter , Peter De Schrijver , Prashant Gaikwad , Michael Turquette , Stephen Boyd Cc: linux-tegra@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 1/4] clk: tegra: Add AHB DMA clock entry Date: Wed, 4 Oct 2017 02:02:38 +0300 Message-Id: X-Mailer: git-send-email 2.14.1 In-Reply-To: References: In-Reply-To: References: Sender: linux-tegra-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-tegra@vger.kernel.org AHB DMA engine presents on Tegra20/30. Add missing clock entries, so that driver for the AHB DMA controller could be implemented. Signed-off-by: Dmitry Osipenko --- drivers/clk/tegra/clk-id.h | 1 + drivers/clk/tegra/clk-tegra-periph.c | 1 + drivers/clk/tegra/clk-tegra20.c | 1 + drivers/clk/tegra/clk-tegra30.c | 1 + 4 files changed, 4 insertions(+) diff --git a/drivers/clk/tegra/clk-id.h b/drivers/clk/tegra/clk-id.h index 689f344377a7..c1661b47bbda 100644 --- a/drivers/clk/tegra/clk-id.h +++ b/drivers/clk/tegra/clk-id.h @@ -12,6 +12,7 @@ enum clk_id { tegra_clk_amx, tegra_clk_amx1, tegra_clk_apb2ape, + tegra_clk_ahbdma, tegra_clk_apbdma, tegra_clk_apbif, tegra_clk_ape, diff --git a/drivers/clk/tegra/clk-tegra-periph.c b/drivers/clk/tegra/clk-tegra-periph.c index 848255cc0209..0bce2bc55f0d 100644 --- a/drivers/clk/tegra/clk-tegra-periph.c +++ b/drivers/clk/tegra/clk-tegra-periph.c @@ -823,6 +823,7 @@ static struct tegra_periph_init_data gate_clks[] = { GATE("timer", "clk_m", 5, 0, tegra_clk_timer, CLK_IS_CRITICAL), GATE("isp", "clk_m", 23, 0, tegra_clk_isp, 0), GATE("vcp", "clk_m", 29, 0, tegra_clk_vcp, 0), + GATE("ahbdma", "hclk", 33, 0, tegra_clk_ahbdma, 0), GATE("apbdma", "clk_m", 34, 0, tegra_clk_apbdma, 0), GATE("kbc", "clk_32k", 36, TEGRA_PERIPH_ON_APB | TEGRA_PERIPH_NO_RESET, tegra_clk_kbc, 0), GATE("fuse", "clk_m", 39, TEGRA_PERIPH_ON_APB, tegra_clk_fuse, 0), diff --git a/drivers/clk/tegra/clk-tegra20.c b/drivers/clk/tegra/clk-tegra20.c index 837e5cbd60e9..42740aad8791 100644 --- a/drivers/clk/tegra/clk-tegra20.c +++ b/drivers/clk/tegra/clk-tegra20.c @@ -522,6 +522,7 @@ static struct tegra_devclk devclks[] __initdata = { }; static struct tegra_clk tegra20_clks[tegra_clk_max] __initdata = { + [tegra_clk_ahbdma] = { .dt_id = TEGRA20_CLK_AHBDMA, .present = true }, [tegra_clk_spdif_out] = { .dt_id = TEGRA20_CLK_SPDIF_OUT, .present = true }, [tegra_clk_spdif_in] = { .dt_id = TEGRA20_CLK_SPDIF_IN, .present = true }, [tegra_clk_sdmmc1] = { .dt_id = TEGRA20_CLK_SDMMC1, .present = true }, diff --git a/drivers/clk/tegra/clk-tegra30.c b/drivers/clk/tegra/clk-tegra30.c index a2d163f759b4..ee168b0d9023 100644 --- a/drivers/clk/tegra/clk-tegra30.c +++ b/drivers/clk/tegra/clk-tegra30.c @@ -788,6 +788,7 @@ static struct tegra_clk tegra30_clks[tegra_clk_max] __initdata = { [tegra_clk_extern3] = { .dt_id = TEGRA30_CLK_EXTERN3, .present = true }, [tegra_clk_disp1] = { .dt_id = TEGRA30_CLK_DISP1, .present = true }, [tegra_clk_disp2] = { .dt_id = TEGRA30_CLK_DISP2, .present = true }, + [tegra_clk_ahbdma] = { .dt_id = TEGRA30_CLK_AHBDMA, .present = true }, [tegra_clk_apbdma] = { .dt_id = TEGRA30_CLK_APBDMA, .present = true }, [tegra_clk_rtc] = { .dt_id = TEGRA30_CLK_RTC, .present = true }, [tegra_clk_timer] = { .dt_id = TEGRA30_CLK_TIMER, .present = true }, From patchwork Tue Oct 3 23:02:39 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Osipenko X-Patchwork-Id: 821060 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-tegra-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="L9egn9DH"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3y6F2m5p0Wz9t2c for ; Wed, 4 Oct 2017 10:04:00 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751315AbdJCXD0 (ORCPT ); Tue, 3 Oct 2017 19:03:26 -0400 Received: from mail-wr0-f195.google.com ([209.85.128.195]:35677 "EHLO mail-wr0-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751337AbdJCXDY (ORCPT ); Tue, 3 Oct 2017 19:03:24 -0400 Received: by mail-wr0-f195.google.com with SMTP id y44so1825862wry.2; Tue, 03 Oct 2017 16:03:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=LDdvloiHHuQEzAQhQE3pxrL5EG5nVF74a+eRcn6q58Y=; b=L9egn9DHt+Z6GgopxD5zLyHSYI89mifZfqYTz9zdaNu6Ny5i6+6+b7SZK1dbs6jMP9 aWUqZxq34JpWzNHBFqR+jGVLxkYuZIwC8zeYmss08WZesj8m/I7Ac/7PkaA/3Zmawkd/ rFTkH8xIrFfr5isrkOQSKeGYJsIr/3LLJl/Mf6CbIBbQ+2EqZQh4KC7OrIZ2CCasSucn nVyWO0HMcMI1HlHzAGfawnLDFCbzdc1v18aAUQyNOBcLsgkWnkLenbpdZ1Z0e27fT7ph ieCGDEaLAMXKImhF9tVRWIyOr1MJ6vNBOCKoPdYmpTrt0wIzaYQwWD4v/X5XN/jlE5p2 /Hog== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=LDdvloiHHuQEzAQhQE3pxrL5EG5nVF74a+eRcn6q58Y=; b=Zs5IzwRRlIDcEEFLjyxkKVpJCR2XBZYLrS9Lii8FrRCLYoSxTOcoxGO0o6I46ABntE lHW0WRPfjReUT6a+v/9QtFVBACZ2LEX/+VM3f7A4OGLKys7ySPp1V4ZydsBDzzZWHmj/ NrfvNpFc7TC9abu04ouHchf2URIsLjZpb5+HVXpt09njMikYMQyy81FBBMbNApgseY8q hnd9gBpEXVbPfHia+3giX58rG9IcWN/eYjgUMr5jlzJKXuHulyLHh3yfV5RoAR+s5idK 7ZktWJl/PaZXECOMIMS440fHLU750NjMASZ/Ffu+7JaO5dxjLfQNns+AfkcH13CPeKxX ASgQ== X-Gm-Message-State: AMCzsaUJ0MFDMw9bsRjc2V/Su6edl/681HBls/XTs1qGkENOnt78ZVcF 6cIIvtifKfsGVM4YejgVwLQ= X-Google-Smtp-Source: AOwi7QDD7idSYd+VJOKUerYd4tu5mRqWNSyHgMSWVMrKhBWJ7kAlSwc2M9dH3G9RIhHc0cEIagVSzw== X-Received: by 10.223.172.129 with SMTP id o1mr84289wrc.135.1507071803242; Tue, 03 Oct 2017 16:03:23 -0700 (PDT) Received: from localhost.localdomain (ppp109-252-55-163.pppoe.spdop.ru. [109.252.55.163]) by smtp.gmail.com with ESMTPSA id w82sm17971587wme.5.2017.10.03.16.03.21 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 03 Oct 2017 16:03:22 -0700 (PDT) From: Dmitry Osipenko To: Thierry Reding , Jonathan Hunter , Peter De Schrijver , Prashant Gaikwad , Michael Turquette , Stephen Boyd Cc: linux-tegra@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 2/4] clk: tegra: Correct parent of the APBDMA clock Date: Wed, 4 Oct 2017 02:02:39 +0300 Message-Id: X-Mailer: git-send-email 2.14.1 In-Reply-To: References: In-Reply-To: References: Sender: linux-tegra-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-tegra@vger.kernel.org APBDMA represents a clock gate to the APB DMA controller, the actual clock source for the controller is PCLK. Signed-off-by: Dmitry Osipenko --- drivers/clk/tegra/clk-tegra-periph.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/clk/tegra/clk-tegra-periph.c b/drivers/clk/tegra/clk-tegra-periph.c index 0bce2bc55f0d..870776e4a82b 100644 --- a/drivers/clk/tegra/clk-tegra-periph.c +++ b/drivers/clk/tegra/clk-tegra-periph.c @@ -824,7 +824,7 @@ static struct tegra_periph_init_data gate_clks[] = { GATE("isp", "clk_m", 23, 0, tegra_clk_isp, 0), GATE("vcp", "clk_m", 29, 0, tegra_clk_vcp, 0), GATE("ahbdma", "hclk", 33, 0, tegra_clk_ahbdma, 0), - GATE("apbdma", "clk_m", 34, 0, tegra_clk_apbdma, 0), + GATE("apbdma", "pclk", 34, 0, tegra_clk_apbdma, 0), GATE("kbc", "clk_32k", 36, TEGRA_PERIPH_ON_APB | TEGRA_PERIPH_NO_RESET, tegra_clk_kbc, 0), GATE("fuse", "clk_m", 39, TEGRA_PERIPH_ON_APB, tegra_clk_fuse, 0), GATE("fuse_burn", "clk_m", 39, TEGRA_PERIPH_ON_APB, tegra_clk_fuse_burn, 0), From patchwork Tue Oct 3 23:02:40 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Osipenko X-Patchwork-Id: 821061 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-tegra-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="Bd0X6/tn"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3y6F2z09pFz9t2c for ; Wed, 4 Oct 2017 10:04:11 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751663AbdJCXEB (ORCPT ); Tue, 3 Oct 2017 19:04:01 -0400 Received: from mail-wr0-f196.google.com ([209.85.128.196]:36591 "EHLO mail-wr0-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751419AbdJCXDZ (ORCPT ); Tue, 3 Oct 2017 19:03:25 -0400 Received: by mail-wr0-f196.google.com with SMTP id k10so6917779wrk.3; Tue, 03 Oct 2017 16:03:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=XNt9NufvXmaHEMCt59k4UrbtryoLHDFO3IUXJYG7TtY=; b=Bd0X6/tnJpAOhGOBjiUJqVFUZiiwno8K0h0JSuWMZav0q1GKmIiaLFh6wnwICFJMPk oD0vgLhOap2JZF65pYhQIGCcj6VyKOb5fQNIkdRv8C3f/9pCe0R74+aIxcbD6eQmjAj0 3SJ9B1nJD1Fm6nh2BDJtfx43u+Tds+kdOtfzVDnkWJqn6pe3Lkj1x8qtPBQ1cOdC1gDK PWYeXshyjz+bH3uvglrX5ioKO1kGkcCO0yPoyICLMnqVrok+H6B/Q25KxqnfiC0ddb0p ZYgrsQhKYopyTgv9NmYujaaiJPvFUNaCQvFsGgfgihrFrLnslKVRTrj1IEvMm9Jqli0p nT0w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=XNt9NufvXmaHEMCt59k4UrbtryoLHDFO3IUXJYG7TtY=; b=Jm8DgPFqmIGKtBW5xsAxPtj+NTRq4+g06oAe6+KN4B5lHFBu04DXcLdAqom8VKm3pH O+cCfUoeWhJAVJyv+cBjW4DOiaDMDeISN30j4a8JjhgxUwuzABEbAalsHrYbDkFITzrJ tufLoULRcluFJZs3IyWxhErYJ+AIsQHFs6YcQf0/KABbufsAD/uL9c+6K5yRc24Hkkr0 W1eSGYsWzcakFMB18RgPcbzipYwwdUUniPdjs2+/oJRqoeoFOFQUhNmfvYywXkEx6P9j kzdyQsiISbUWzCDn5q7TWXoefHDy4GYl2QCw38t9eojzbNorLqEq0+En1qy5cQU4cKah n9uA== X-Gm-Message-State: AMCzsaVX4l0duEQzZQzIIHMtiEC0MAd9b+mi+5f1gFZ4S9MDd9e+0Yn8 06sAbXJEY+2J/7genQSyCbE= X-Google-Smtp-Source: AOwi7QCS117LUZZW8ClzajsKEv+XAo5GT+zYaZuFsg9nkAuM2IdmHT6Tp8OwlN7EKNMrbNdqs9oqDw== X-Received: by 10.223.135.142 with SMTP id b14mr4156491wrb.277.1507071804578; Tue, 03 Oct 2017 16:03:24 -0700 (PDT) Received: from localhost.localdomain (ppp109-252-55-163.pppoe.spdop.ru. [109.252.55.163]) by smtp.gmail.com with ESMTPSA id w82sm17971587wme.5.2017.10.03.16.03.23 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 03 Oct 2017 16:03:24 -0700 (PDT) From: Dmitry Osipenko To: Thierry Reding , Jonathan Hunter , Peter De Schrijver , Prashant Gaikwad , Michael Turquette , Stephen Boyd Cc: linux-tegra@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 3/4] clk: tegra20: Use common definition of APBDMA clock gate Date: Wed, 4 Oct 2017 02:02:40 +0300 Message-Id: <92864d5a0b181866153a1cf28425640f3bbe1b17.1507070638.git.digetx@gmail.com> X-Mailer: git-send-email 2.14.1 In-Reply-To: References: In-Reply-To: References: Sender: linux-tegra-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-tegra@vger.kernel.org The APBDMA clock is defined in the common clock gates table that is used by Tegra30+. Tegra20 can use it too, let's remove the custom definition and use the common one. Signed-off-by: Dmitry Osipenko --- drivers/clk/tegra/clk-tegra20.c | 6 +----- 1 file changed, 1 insertion(+), 5 deletions(-) diff --git a/drivers/clk/tegra/clk-tegra20.c b/drivers/clk/tegra/clk-tegra20.c index 42740aad8791..87511b8892cd 100644 --- a/drivers/clk/tegra/clk-tegra20.c +++ b/drivers/clk/tegra/clk-tegra20.c @@ -523,6 +523,7 @@ static struct tegra_devclk devclks[] __initdata = { static struct tegra_clk tegra20_clks[tegra_clk_max] __initdata = { [tegra_clk_ahbdma] = { .dt_id = TEGRA20_CLK_AHBDMA, .present = true }, + [tegra_clk_apbdma] = { .dt_id = TEGRA20_CLK_APBDMA, .present = true }, [tegra_clk_spdif_out] = { .dt_id = TEGRA20_CLK_SPDIF_OUT, .present = true }, [tegra_clk_spdif_in] = { .dt_id = TEGRA20_CLK_SPDIF_IN, .present = true }, [tegra_clk_sdmmc1] = { .dt_id = TEGRA20_CLK_SDMMC1, .present = true }, @@ -807,11 +808,6 @@ static void __init tegra20_periph_clk_init(void) clk_base, 0, 3, periph_clk_enb_refcnt); clks[TEGRA20_CLK_AC97] = clk; - /* apbdma */ - clk = tegra_clk_register_periph_gate("apbdma", "pclk", 0, clk_base, - 0, 34, periph_clk_enb_refcnt); - clks[TEGRA20_CLK_APBDMA] = clk; - /* emc */ clk = clk_register_mux(NULL, "emc_mux", mux_pllmcp_clkm, ARRAY_SIZE(mux_pllmcp_clkm), From patchwork Tue Oct 3 23:02:41 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Osipenko X-Patchwork-Id: 821059 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=vger.kernel.org (client-ip=209.132.180.67; helo=vger.kernel.org; envelope-from=linux-tegra-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="MvPcQ6XN"; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by ozlabs.org (Postfix) with ESMTP id 3y6F2c1Hyzz9t2c for ; Wed, 4 Oct 2017 10:03:52 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751412AbdJCXDb (ORCPT ); Tue, 3 Oct 2017 19:03:31 -0400 Received: from mail-wr0-f196.google.com ([209.85.128.196]:33046 "EHLO mail-wr0-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751090AbdJCXD1 (ORCPT ); Tue, 3 Oct 2017 19:03:27 -0400 Received: by mail-wr0-f196.google.com with SMTP id z96so5611746wrb.0; Tue, 03 Oct 2017 16:03:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=fE9bikfZHQDM3phDWHvtQqVp3VksDeoow3M3KRrvYAk=; b=MvPcQ6XNi673yiOil0brWdiL1ypYv/rNR9tz2gfqdSfavZcdiH9tVyFabmj+eery4r uGue6v4kQTtMAYAIKvkxkvrt375gSjmH5MKNqPKHAszojm3oMjLgkhEiROPo1WoxoNAO 4Xx4taYZ4RVX8MfxQofK7MJeGOXi6RttdCpOZlNPs50ogk+ePg8nX39hApNE/5nqG2Q6 7vuxGuU36+WEJfg3dJj0q69/gCnps1mhbLjBw2+/WG+zJIAAdyl5EeY5/LZAj6gH9asz ln4WKoygLKnlTCj4TA7CVovm7fU6gevOcIdZfHUOmd1H/yBxT5bDAjBTsFoRBpge9IIP aXxg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=fE9bikfZHQDM3phDWHvtQqVp3VksDeoow3M3KRrvYAk=; b=ep/qzYXpKtaHP3IsIts8fUuMNJxdZGqXPQEEysWGWDoTjLc5m/B0fRNSIvTCgChjqb FOJ4sZSaCKJX/yrblFGhJ8283QUj8RqmtyQqjl7h5S0nvX2p7JlK1WwtBvLnb+V4xmb6 NyDERbPuwu0mDSgT418958C1jFRo0WIuc8iwHbEiNyhOKs+Ezdh/oMscwm38G28YcEYa 4DOlZAl7ESd+N0LlzmRcbNQSkz5ANCdBQ3BK+2f65koT/ehD4r0KFqppxRhSJE+OmlLD G6Douf/QKfWoJE4lA4QflY8dedBrxPCDgtoALQjcbmh7gNWY7wwtWk88Sdeck+QebyuB 7yLw== X-Gm-Message-State: AMCzsaWIwv2cKf4IPqVSxmz3USyWZTH9Rr9ixwFtY+5ruk7acH9HVH1e Jy9DbYHp74T0AQ/7ntitjfw= X-Google-Smtp-Source: AOwi7QByK+Pek3LMw9jdGjx8PKdQPNu/ssCDUbXlZrBEysoYbc5z7ovfI5Aw6lB4T5KpioYU1CMl9w== X-Received: by 10.223.196.199 with SMTP id o7mr4599700wrf.119.1507071805926; Tue, 03 Oct 2017 16:03:25 -0700 (PDT) Received: from localhost.localdomain (ppp109-252-55-163.pppoe.spdop.ru. [109.252.55.163]) by smtp.gmail.com with ESMTPSA id w82sm17971587wme.5.2017.10.03.16.03.24 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 03 Oct 2017 16:03:25 -0700 (PDT) From: Dmitry Osipenko To: Thierry Reding , Jonathan Hunter , Peter De Schrijver , Prashant Gaikwad , Michael Turquette , Stephen Boyd Cc: linux-tegra@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 4/4] clk: tegra20: Bump SCLK clock rate to 216MHz Date: Wed, 4 Oct 2017 02:02:41 +0300 Message-Id: <9400057c3293e669a5f24fbfd3340f199e23d97f.1507070638.git.digetx@gmail.com> X-Mailer: git-send-email 2.14.1 In-Reply-To: References: In-Reply-To: References: Sender: linux-tegra-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-tegra@vger.kernel.org AHB DMA is a running on 1/2 of SCLK rate, APB DMA on 1/4. Increasing SCLK rate results in an increased DMA transfer rate. Signed-off-by: Dmitry Osipenko Acked-By: Peter De Schrijver --- drivers/clk/tegra/clk-tegra20.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/clk/tegra/clk-tegra20.c b/drivers/clk/tegra/clk-tegra20.c index 87511b8892cd..7f9b641c3477 100644 --- a/drivers/clk/tegra/clk-tegra20.c +++ b/drivers/clk/tegra/clk-tegra20.c @@ -1022,7 +1022,7 @@ static struct tegra_clk_init_table init_table[] __initdata = { { TEGRA20_CLK_PLL_P_OUT3, TEGRA20_CLK_CLK_MAX, 72000000, 1 }, { TEGRA20_CLK_PLL_P_OUT4, TEGRA20_CLK_CLK_MAX, 24000000, 1 }, { TEGRA20_CLK_PLL_C, TEGRA20_CLK_CLK_MAX, 600000000, 1 }, - { TEGRA20_CLK_PLL_C_OUT1, TEGRA20_CLK_CLK_MAX, 120000000, 1 }, + { TEGRA20_CLK_PLL_C_OUT1, TEGRA20_CLK_CLK_MAX, 216000000, 1 }, { TEGRA20_CLK_SCLK, TEGRA20_CLK_PLL_C_OUT1, 0, 1 }, { TEGRA20_CLK_HCLK, TEGRA20_CLK_CLK_MAX, 0, 1 }, { TEGRA20_CLK_PCLK, TEGRA20_CLK_CLK_MAX, 60000000, 1 },