From patchwork Thu Jul 26 13:39:07 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kelvin Nilsen X-Patchwork-Id: 949663 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (mailfrom) smtp.mailfrom=gcc.gnu.org (client-ip=209.132.180.131; helo=sourceware.org; envelope-from=gcc-patches-return-482443-incoming=patchwork.ozlabs.org@gcc.gnu.org; receiver=) Authentication-Results: ozlabs.org; dmarc=none (p=none dis=none) header.from=linux.ibm.com Authentication-Results: ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=gcc.gnu.org header.i=@gcc.gnu.org header.b="NQkH2qfo"; dkim-atps=neutral Received: from sourceware.org (server1.sourceware.org [209.132.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 41btVh5nlGz9ryl for ; Thu, 26 Jul 2018 23:39:23 +1000 (AEST) DomainKey-Signature: a=rsa-sha1; c=nofws; d=gcc.gnu.org; h=list-id :list-unsubscribe:list-archive:list-post:list-help:sender:to :from:subject:date:mime-version:content-type :content-transfer-encoding:message-id; q=dns; s=default; b=uPcBj A/ZVgccPihdBf+et5z5JbzxsU/J6gvU6ZWtJvcij1G8yS/gcXl2dtV3pClV2jV8E AqQnaJ7fjryS0C7Uge5LrNXP8gYS/2k7LSIZHUZxqodklWyo/62mpEHw32y7idR9 S6SzlUqCI49sfF3rd8WSLOGWmeJuXZ2vfy5J4A= DKIM-Signature: v=1; a=rsa-sha1; c=relaxed; d=gcc.gnu.org; h=list-id :list-unsubscribe:list-archive:list-post:list-help:sender:to :from:subject:date:mime-version:content-type :content-transfer-encoding:message-id; s=default; bh=tuVgwRRNIx+ IfjAVMiI488FD1pU=; b=NQkH2qfo+MvcGDgsmBe/E9NU02r+PFeuzdWzPVawJwS eNnbWkbk5eCPmYXue0zRUXpRL3N+yzj3emIGqqTxGjTQxzZg8/KqgmWwzCpU+OVh IA372IqBna5ely4/wPaG6ED/1sO84vU6AUqLjeKLdu1RTbcGiwXHigyDVNBlkXBE = Received: (qmail 86506 invoked by alias); 26 Jul 2018 13:39:15 -0000 Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm Precedence: bulk List-Id: List-Unsubscribe: List-Archive: List-Post: List-Help: Sender: gcc-patches-owner@gcc.gnu.org Delivered-To: mailing list gcc-patches@gcc.gnu.org Received: (qmail 86484 invoked by uid 89); 26 Jul 2018 13:39:15 -0000 Authentication-Results: sourceware.org; auth=none X-Spam-SWARE-Status: No, score=-17.0 required=5.0 tests=AWL, BAYES_00, GIT_PATCH_1, GIT_PATCH_2, GIT_PATCH_3, RCVD_IN_DNSWL_LOW, SPF_PASS autolearn=ham version=3.3.2 spammy=Available X-HELO: mx0a-001b2d01.pphosted.com Received: from mx0a-001b2d01.pphosted.com (HELO mx0a-001b2d01.pphosted.com) (148.163.156.1) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with ESMTP; Thu, 26 Jul 2018 13:39:12 +0000 Received: from pps.filterd (m0098399.ppops.net [127.0.0.1]) by mx0a-001b2d01.pphosted.com (8.16.0.22/8.16.0.22) with SMTP id w6QDU64u139011 for ; Thu, 26 Jul 2018 09:39:10 -0400 Received: from e31.co.us.ibm.com (e31.co.us.ibm.com [32.97.110.149]) by mx0a-001b2d01.pphosted.com with ESMTP id 2kfe453s06-1 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=NOT) for ; Thu, 26 Jul 2018 09:39:10 -0400 Received: from localhost by e31.co.us.ibm.com with IBM ESMTP SMTP Gateway: Authorized Use Only! Violators will be prosecuted for from ; Thu, 26 Jul 2018 07:39:09 -0600 Received: from b03cxnp08025.gho.boulder.ibm.com (9.17.130.17) by e31.co.us.ibm.com (192.168.1.131) with IBM ESMTP SMTP Gateway: Authorized Use Only! Violators will be prosecuted; (version=TLSv1/SSLv3 cipher=AES256-GCM-SHA384 bits=256/256) Thu, 26 Jul 2018 07:39:09 -0600 Received: from b03ledav004.gho.boulder.ibm.com (b03ledav004.gho.boulder.ibm.com [9.17.130.235]) by b03cxnp08025.gho.boulder.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id w6QDd8sx67043328 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=FAIL) for ; Thu, 26 Jul 2018 06:39:08 -0700 Received: from b03ledav004.gho.boulder.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id 3A97F7805F for ; Thu, 26 Jul 2018 07:39:08 -0600 (MDT) Received: from b03ledav004.gho.boulder.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id 05AC87805C for ; Thu, 26 Jul 2018 07:39:07 -0600 (MDT) Received: from kelvins-mbp-2.rchland.ibm.com (unknown [9.10.86.22]) by b03ledav004.gho.boulder.ibm.com (Postfix) with ESMTP for ; Thu, 26 Jul 2018 07:39:07 -0600 (MDT) To: gcc-patches List From: Kelvin Nilsen Subject: [PATCH, rs6000] Replace __uint128_t and __int128_t with __uint128 and __int128 in Power PC built-in documentation Date: Thu, 26 Jul 2018 08:39:07 -0500 User-Agent: Mozilla/5.0 (Macintosh; Intel Mac OS X 10.13; rv:52.0) Gecko/20100101 Thunderbird/52.9.1 MIME-Version: 1.0 x-cbid: 18072613-8235-0000-0000-00000DD8BF83 X-IBM-SpamModules-Scores: X-IBM-SpamModules-Versions: BY=3.00009432; HX=3.00000241; KW=3.00000007; PH=3.00000004; SC=3.00000266; SDB=6.01066405; UDB=6.00547883; IPR=6.00844268; MB=3.00022336; MTD=3.00000008; XFM=3.00000015; UTC=2018-07-26 13:39:09 X-IBM-AV-DETECTION: SAVI=unused REMOTE=unused XFE=unused x-cbparentid: 18072613-8236-0000-0000-000042060CB3 Message-Id: <84e63e5f-e4fe-b2fe-b944-bbab22bdf295@linux.ibm.com> To improve internal consistency and to improve consistency with published ABI documents, this patch replaces the __uint128_t type with __uint128 and replaces __int128_t with __int128. I have built and regression tested this patch on powerpc64le-unknown-linux with no regressions. I have also built and reviewed the gcc.pdf file. Is this ok for trunk? gcc/ChangeLog: 2018-07-25 Kelvin Nilsen * doc/extend.texi (Basic PowerPC Built-in Functions Available on ISA 2.05): Replace __uint128_t with __uint128 and __int128_t with __int128 in built-in function prototypes. (PowerPC AltiVec Built-in Functions on ISA 2.07): Likewise. (PowerPC AltiVec Built-in Functions on ISA 3.0): Likewise. Index: gcc/doc/extend.texi =================================================================== --- gcc/doc/extend.texi (revision 262977) +++ gcc/doc/extend.texi (working copy) @@ -15762,9 +15762,9 @@ long long __builtin_divde (long long, long long); unsigned long long __builtin_divdeu (unsigned long long, unsigned long long); int __builtin_divwe (int, int); unsigned int __builtin_divweu (unsigned int, unsigned int); -vector __int128_t __builtin_pack_vector_int128 (long long, long long); +vector __int128 __builtin_pack_vector_int128 (long long, long long); void __builtin_rs6000_speculation_barrier (void); -long long __builtin_unpack_vector_int128 (vector __int128_t, signed char); +long long __builtin_unpack_vector_int128 (vector __int128, signed char); @end smallexample Of these, the @code{__builtin_divde} and @code{__builtin_divdeu} functions @@ -18331,57 +18331,57 @@ vector unsigned long long vec_vupklsw (vector int) If the ISA 2.07 additions to the vector/scalar (power8-vector) instruction set are available, the following additional functions are available for 64-bit targets. New vector types -(@var{vector __int128_t} and @var{vector __uint128_t}) are available -to hold the @var{__int128_t} and @var{__uint128_t} types to use these +(@var{vector __int128} and @var{vector __uint128}) are available +to hold the @var{__int128} and @var{__uint128} types to use these builtins. The normal vector extract, and set operations work on -@var{vector __int128_t} and @var{vector __uint128_t} types, +@var{vector __int128} and @var{vector __uint128} types, but the index value must be 0. @smallexample -vector __int128_t vec_vaddcuq (vector __int128_t, vector __int128_t); -vector __uint128_t vec_vaddcuq (vector __uint128_t, vector __uint128_t); +vector __int128 vec_vaddcuq (vector __int128, vector __int128); +vector __uint128 vec_vaddcuq (vector __uint128, vector __uint128); -vector __int128_t vec_vadduqm (vector __int128_t, vector __int128_t); -vector __uint128_t vec_vadduqm (vector __uint128_t, vector __uint128_t); +vector __int128 vec_vadduqm (vector __int128, vector __int128); +vector __uint128 vec_vadduqm (vector __uint128, vector __uint128); -vector __int128_t vec_vaddecuq (vector __int128_t, vector __int128_t, - vector __int128_t); -vector __uint128_t vec_vaddecuq (vector __uint128_t, vector __uint128_t, - vector __uint128_t); +vector __int128 vec_vaddecuq (vector __int128, vector __int128, + vector __int128); +vector __uint128 vec_vaddecuq (vector __uint128, vector __uint128, + vector __uint128); -vector __int128_t vec_vaddeuqm (vector __int128_t, vector __int128_t, - vector __int128_t); -vector __uint128_t vec_vaddeuqm (vector __uint128_t, vector __uint128_t, - vector __uint128_t); +vector __int128 vec_vaddeuqm (vector __int128, vector __int128, + vector __int128); +vector __uint128 vec_vaddeuqm (vector __uint128, vector __uint128, + vector __uint128); -vector __int128_t vec_vsubecuq (vector __int128_t, vector __int128_t, - vector __int128_t); -vector __uint128_t vec_vsubecuq (vector __uint128_t, vector __uint128_t, - vector __uint128_t); +vector __int128 vec_vsubecuq (vector __int128, vector __int128, + vector __int128); +vector __uint128 vec_vsubecuq (vector __uint128, vector __uint128, + vector __uint128); -vector __int128_t vec_vsubeuqm (vector __int128_t, vector __int128_t, - vector __int128_t); -vector __uint128_t vec_vsubeuqm (vector __uint128_t, vector __uint128_t, - vector __uint128_t); +vector __int128 vec_vsubeuqm (vector __int128, vector __int128, + vector __int128); +vector __uint128 vec_vsubeuqm (vector __uint128, vector __uint128, + vector __uint128); -vector __int128_t vec_vsubcuq (vector __int128_t, vector __int128_t); -vector __uint128_t vec_vsubcuq (vector __uint128_t, vector __uint128_t); +vector __int128 vec_vsubcuq (vector __int128, vector __int128); +vector __uint128 vec_vsubcuq (vector __uint128, vector __uint128); -__int128_t vec_vsubuqm (__int128_t, __int128_t); -__uint128_t vec_vsubuqm (__uint128_t, __uint128_t); +__int128 vec_vsubuqm (__int128, __int128); +__uint128 vec_vsubuqm (__uint128, __uint128); -vector __int128_t __builtin_bcdadd (vector __int128_t, vector __int128_t); -int __builtin_bcdadd_lt (vector __int128_t, vector __int128_t); -int __builtin_bcdadd_eq (vector __int128_t, vector __int128_t); -int __builtin_bcdadd_gt (vector __int128_t, vector __int128_t); -int __builtin_bcdadd_ov (vector __int128_t, vector __int128_t); -vector __int128_t bcdsub (vector __int128_t, vector __int128_t); -int __builtin_bcdsub_lt (vector __int128_t, vector __int128_t); -int __builtin_bcdsub_eq (vector __int128_t, vector __int128_t); -int __builtin_bcdsub_gt (vector __int128_t, vector __int128_t); -int __builtin_bcdsub_ov (vector __int128_t, vector __int128_t); +vector __int128 __builtin_bcdadd (vector __int128, vector __int128); +int __builtin_bcdadd_lt (vector __int128, vector __int128); +int __builtin_bcdadd_eq (vector __int128, vector __int128); +int __builtin_bcdadd_gt (vector __int128, vector __int128); +int __builtin_bcdadd_ov (vector __int128, vector __int128); +vector __int128 bcdsub (vector __int128, vector __int128); +int __builtin_bcdsub_lt (vector __int128, vector __int128); +int __builtin_bcdsub_eq (vector __int128, vector __int128); +int __builtin_bcdsub_gt (vector __int128, vector __int128); +int __builtin_bcdsub_ov (vector __int128, vector __int128); @end smallexample @node PowerPC AltiVec Built-in Functions Available on ISA 3.0 @@ -18751,14 +18751,14 @@ are available: @smallexample vector long vec_vprtyb (vector long); vector unsigned long vec_vprtyb (vector unsigned long); -vector __int128_t vec_vprtyb (vector __int128_t); -vector __uint128_t vec_vprtyb (vector __uint128_t); +vector __int128 vec_vprtyb (vector __int128); +vector __uint128 vec_vprtyb (vector __uint128); vector long vec_vprtybd (vector long); vector unsigned long vec_vprtybd (vector unsigned long); -vector __int128_t vec_vprtybq (vector __int128_t); -vector __uint128_t vec_vprtybd (vector __uint128_t); +vector __int128 vec_vprtybq (vector __int128); +vector __uint128 vec_vprtybd (vector __uint128); @end smallexample The following built-in vector functions are available for the PowerPC family @@ -18960,8 +18960,8 @@ are available: @smallexample vector long vec_revb (vector long); vector unsigned long vec_revb (vector unsigned long); -vector __int128_t vec_revb (vector __int128_t); -vector __uint128_t vec_revb (vector __uint128_t); +vector __int128 vec_revb (vector __int128); +vector __uint128 vec_revb (vector __uint128); @end smallexample The @code{vec_revb} built-in function reverses the bytes on an element