From patchwork Wed Mar 6 07:27:20 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Li, Pan2" X-Patchwork-Id: 1908568 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256 header.s=Intel header.b=eIKlth/Q; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org (client-ip=2620:52:3:1:0:246e:9693:128c; helo=server2.sourceware.org; envelope-from=gcc-patches-bounces+incoming=patchwork.ozlabs.org@gcc.gnu.org; receiver=patchwork.ozlabs.org) Received: from server2.sourceware.org (server2.sourceware.org [IPv6:2620:52:3:1:0:246e:9693:128c]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4TqPD03szTz1yX3 for ; Wed, 6 Mar 2024 18:27:59 +1100 (AEDT) Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 37A903858022 for ; Wed, 6 Mar 2024 07:27:57 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.11]) by sourceware.org (Postfix) with ESMTPS id 7922D385843A for ; Wed, 6 Mar 2024 07:27:32 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 7922D385843A Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 7922D385843A Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=192.198.163.11 ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1709710058; cv=none; b=aJJpho1Gl9A/DvLWGC9c89DUUjqlB/8IcBX5er0gccD18Ve+4vK2E9RD2mFZbBcfR9a6fgkqXO3y2dSLDr31+6HTzFXF6pwV6YvStUQCBERzdnBUixz1bA2H8fVlM+zlcDZKw/1r+7DgVP7bl69Y6AYwj+gkfe4pMoW6ZpxIAxI= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1709710058; c=relaxed/simple; bh=tYkuIudUb1Uo76lYs4utgGmxNgFcOVE+iXaCzEQypsQ=; h=DKIM-Signature:From:To:Subject:Date:Message-Id:MIME-Version; b=qqCt/sDYa1QLTjRdgZ4vMwHrMm2gK/SOYZbd8RrPtu7A/lfqE55AsOrG8aKh9lGLazeu6Nzl4VPmhARe9u0m/v4L8CAGy1eYmDQ03ELc5OXL1MXBZc9eHP3yCNm6B4gPY6kIw0ddxkg4oNSoCAXtoYFEjqfKUKpFTEiljF6hqhc= ARC-Authentication-Results: i=1; server2.sourceware.org DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1709710052; x=1741246052; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=tYkuIudUb1Uo76lYs4utgGmxNgFcOVE+iXaCzEQypsQ=; b=eIKlth/QxecUiH9DDdjQXJpIWV5QMdioBy5jVDozsP57ilBrvSgDcwYy xsZAThJFSzptzug7uA0Zl0vrBKzKcgsQrZ1AXIkpeyWa0WeTGh9ZGFhRE w2rEnCjXdI1hmgtxi6BYR9E1AVcjdHEKSN1CMKtW0iYGT9UdOIXeW6yPZ 2VmQtEeiSRagy/bjaQXCfmAVs+W4CVZ6riB0dEfMrqpDE3L98ugoAuDgR UWoIGzZh7g99CIWPXYzSau3qbfdVgOVlT4fgzT7620XvzKV021MJimEDB 4zD3KeI0r0c+XsQovoPrxNKkJiX2ogYN6VgL1TXdIjYS4mlq09/e+4B1O w==; X-IronPort-AV: E=McAfee;i="6600,9927,11004"; a="14955990" X-IronPort-AV: E=Sophos;i="6.06,207,1705392000"; d="scan'208";a="14955990" Received: from fmviesa005.fm.intel.com ([10.60.135.145]) by fmvoesa105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 05 Mar 2024 23:27:30 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="6.06,207,1705392000"; d="scan'208";a="14148919" Received: from shvmail02.sh.intel.com ([10.239.244.9]) by fmviesa005.fm.intel.com with ESMTP; 05 Mar 2024 23:27:26 -0800 Received: from pli-ubuntu.sh.intel.com (pli-ubuntu.sh.intel.com [10.239.159.47]) by shvmail02.sh.intel.com (Postfix) with ESMTP id 0B25A10050F5; Wed, 6 Mar 2024 15:27:26 +0800 (CST) From: pan2.li@intel.com To: gcc-patches@gcc.gnu.org Cc: juzhe.zhong@rivai.ai, kito.cheng@gmail.com, yanzhang.wang@intel.com, rdapp.gcc@gmail.com, vineetg@rivosinc.com, palmer@rivosinc.com, Pan Li Subject: [PATCH v2] RISC-V: Introduce gcc attribute riscv_rvv_vector_bits for RVV Date: Wed, 6 Mar 2024 15:27:20 +0800 Message-Id: <20240306072720.907712-1-pan2.li@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240306063823.779522-1-pan2.li@intel.com> References: <20240306063823.779522-1-pan2.li@intel.com> MIME-Version: 1.0 X-Spam-Status: No, score=-11.7 required=5.0 tests=BAYES_00, DKIMWL_WL_HIGH, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, KAM_SHORT, SPF_HELO_NONE, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+incoming=patchwork.ozlabs.org@gcc.gnu.org From: Pan Li Update in v2: * Cleanup some unused code. * Fix some typo of commit log. Original log: This patch would like to introduce one new gcc attribute for RVV. This attribute is used to define fixed-length variants of one existing sizeless RVV types. This attribute is valid if and only if the mrvv-vector-bits=zvl, the only one args should be the integer constant and its' value is terminated by the LMUL and the vector register bits in zvl*b. For example: typedef vint32m2_t fixed_vint32m2_t __attribute__((riscv_rvv_vector_bits(128))); The above type define is valid when -march=rv64gc_zve64d_zvl64b (aka 2(m2) * 64 = 128 for vin32m2_t), and will report error when -march=rv64gcv_zvl128b similar to below. "error: invalid RVV vector size '128', expected size is '256' based on LMUL of type and '-mrvv-vector-bits=zvl'" For the vint*m*_t below operations are allowed. * The sizeof. * The global variable(s). * The element of union and struct. * The cast to other equalities. * CMP: >, <, ==, !=, <=, >= * ALU: +, -, *, /, %, &, |, ^, >>, <<, ~, - For the vfloat*m*_t below operations are allowed. * The sizeof. * The global variable(s). * The element of union and struct. * The cast to other equalities. * CMP: >, <, ==, !=, <=, >= * ALU: +, -, *, /, - For the vbool*_t types only below operations are allowed except the CMP and ALU. The CMP and ALU operations on vbool*_t is not well defined currently. * The sizeof. * The global variable(s). * The element of union and struct. * The cast to other equalities. For the vint*x*m*_t tuple types are not suppored in this patch which is compatible with clang. This patch passed the below testsuites. * The riscv fully regression tests. gcc/ChangeLog: * config/riscv/riscv.cc (riscv_handle_rvv_vector_bits_attribute): New static func to take care of the RVV types decorated by the attributes. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-1.c: New test. * gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-10.c: New test. * gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-11.c: New test. * gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-12.c: New test. * gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-2.c: New test. * gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-3.c: New test. * gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-4.c: New test. * gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-5.c: New test. * gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-6.c: New test. * gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-7.c: New test. * gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-8.c: New test. * gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-9.c: New test. * gcc.target/riscv/rvv/base/riscv_rvv_vector_bits.h: New test. Signed-off-by: Pan Li --- gcc/config/riscv/riscv.cc | 87 +++++++++++++- .../riscv/rvv/base/riscv_rvv_vector_bits-1.c | 6 + .../riscv/rvv/base/riscv_rvv_vector_bits-10.c | 53 +++++++++ .../riscv/rvv/base/riscv_rvv_vector_bits-11.c | 76 ++++++++++++ .../riscv/rvv/base/riscv_rvv_vector_bits-12.c | 14 +++ .../riscv/rvv/base/riscv_rvv_vector_bits-2.c | 6 + .../riscv/rvv/base/riscv_rvv_vector_bits-3.c | 6 + .../riscv/rvv/base/riscv_rvv_vector_bits-4.c | 6 + .../riscv/rvv/base/riscv_rvv_vector_bits-5.c | 6 + .../riscv/rvv/base/riscv_rvv_vector_bits-6.c | 6 + .../riscv/rvv/base/riscv_rvv_vector_bits-7.c | 76 ++++++++++++ .../riscv/rvv/base/riscv_rvv_vector_bits-8.c | 75 ++++++++++++ .../riscv/rvv/base/riscv_rvv_vector_bits-9.c | 76 ++++++++++++ .../riscv/rvv/base/riscv_rvv_vector_bits.h | 108 ++++++++++++++++++ 14 files changed, 599 insertions(+), 2 deletions(-) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-10.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-11.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-12.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-4.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-5.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-6.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-7.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-8.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-9.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits.h diff --git a/gcc/config/riscv/riscv.cc b/gcc/config/riscv/riscv.cc index 56cd8d2c23f..9da8c638b91 100644 --- a/gcc/config/riscv/riscv.cc +++ b/gcc/config/riscv/riscv.cc @@ -535,6 +535,8 @@ static const struct riscv_tune_param optimize_size_tune_info = { static bool riscv_avoid_shrink_wrapping_separate (); static tree riscv_handle_fndecl_attribute (tree *, tree, tree, int, bool *); static tree riscv_handle_type_attribute (tree *, tree, tree, int, bool *); +static tree riscv_handle_rvv_vector_bits_attribute (tree *, tree, tree, int, + bool *); /* Defining target-specific uses of __attribute__. */ static const attribute_spec riscv_gnu_attributes[] = @@ -557,7 +559,17 @@ static const attribute_spec riscv_gnu_attributes[] = /* This attribute is used to declare a function, forcing it to use the standard vector calling convention variant. Syntax: __attribute__((riscv_vector_cc)). */ - {"riscv_vector_cc", 0, 0, false, true, true, true, NULL, NULL} + {"riscv_vector_cc", 0, 0, false, true, true, true, NULL, NULL}, + /* This attribute is used to declare a new type, to appoint the exactly + bits size of the type. For example: + + typedef vint8m1_t f_vint8m1_t __attribute__((riscv_rvv_vector_bits(256))); + + The new created type f_vint8m1_t will be exactly 256 bits. It can be + be used in globals, structs, unions, and arrays instead of sizeless + types. */ + {"riscv_rvv_vector_bits", 1, 1, false, true, false, true, + riscv_handle_rvv_vector_bits_attribute, NULL}, }; static const scoped_attribute_specs riscv_gnu_attribute_table = @@ -570,7 +582,17 @@ static const attribute_spec riscv_attributes[] = /* This attribute is used to declare a function, forcing it to use the standard vector calling convention variant. Syntax: [[riscv::vector_cc]]. */ - {"vector_cc", 0, 0, false, true, true, true, NULL, NULL} + {"vector_cc", 0, 0, false, true, true, true, NULL, NULL}, + /* This attribute is used to declare a new type, to appoint the exactly + bits size of the type. For example: + + typedef vint8m1_t f_vint8m1_t __attribute__((riscv_rvv_vector_bits(256))); + + The new created type f_vint8m1_t will be exactly 256 bits. It can be + be used in globals, structs, unions, and arrays instead of sizeless + types. */ + {"rvv_vector_bits", 1, 1, false, true, false, true, + riscv_handle_rvv_vector_bits_attribute, NULL}, }; static const scoped_attribute_specs riscv_nongnu_attribute_table = @@ -5561,6 +5583,67 @@ riscv_handle_type_attribute (tree *node ATTRIBUTE_UNUSED, tree name, tree args, return NULL_TREE; } +static tree +riscv_handle_rvv_vector_bits_attribute (tree *node, tree name, tree args, + ATTRIBUTE_UNUSED int flags, + bool *no_add_attrs) +{ + if (!is_attribute_p ("riscv_rvv_vector_bits", name)) + return NULL_TREE; + + *no_add_attrs = true; + + if (rvv_vector_bits != RVV_VECTOR_BITS_ZVL) + { + error ( + "%qs is only supported when %<-mrvv-vector-bits=zvl%> is specified", + "riscv_rvv_vector_bits"); + return NULL_TREE; + } + + tree type = *node; + + if (!VECTOR_TYPE_P (type) || !riscv_vector::builtin_type_p (type)) + { + error ("%qs applied to non-RVV type %qT", "riscv_rvv_vector_bits", type); + return NULL_TREE; + } + + tree size = TREE_VALUE (args); + + if (TREE_CODE (size) != INTEGER_CST) + { + error ("%qs requires an integer constant", "riscv_rvv_vector_bits"); + return NULL_TREE; + } + + unsigned HOST_WIDE_INT args_in_bits = tree_to_uhwi (size); + unsigned HOST_WIDE_INT type_mode_bits + = GET_MODE_PRECISION (TYPE_MODE (type)).to_constant (); + + if (args_in_bits != type_mode_bits) + { + error ("invalid RVV vector size %qd, " + "expected size is %qd based on LMUL of type and %qs", + (int)args_in_bits, (int)type_mode_bits, "-mrvv-vector-bits=zvl"); + return NULL_TREE; + } + + type = build_distinct_type_copy (type); + TYPE_ATTRIBUTES (type) + = remove_attribute ("RVV sizeless type", + copy_list (TYPE_ATTRIBUTES (type))); + + /* The operations like alu/cmp on vbool*_t is not well defined, + continue to treat vbool*_t as indivisible. */ + if (!VECTOR_BOOLEAN_TYPE_P (type)) + TYPE_INDIVISIBLE_P (type) = 0; + + *node = type; + + return NULL_TREE; +} + /* Return true if function TYPE is an interrupt function. */ static bool riscv_interrupt_type_p (tree type) diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-1.c new file mode 100644 index 00000000000..8b08ba28130 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-1.c @@ -0,0 +1,6 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64 -mrvv-vector-bits=zvl -O3" } */ + +#include "riscv_vector.h" + +typedef int fixed_vint32m1_t __attribute__((riscv_rvv_vector_bits(128))); /* { dg-error "'riscv_rvv_vector_bits' applied to non-RVV type 'int'" } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-10.c b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-10.c new file mode 100644 index 00000000000..0ff48a29f7e --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-10.c @@ -0,0 +1,53 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gc_zve32f_zvl32b_zfh_zvfh -mabi=lp64 -mrvv-vector-bits=zvl -O3" } */ + +#include "riscv_rvv_vector_bits.h" + +TEST_FIXED_TYPE_INT_ALL (vint8mf4_t, 8, v1qi) +TEST_FIXED_TYPE_INT_ALL (vint8mf2_t, 16, v2qi) +TEST_FIXED_TYPE_INT_ALL (vint8m1_t, 32, v4qi) +TEST_FIXED_TYPE_INT_ALL (vint8m2_t, 64, v8qi) +TEST_FIXED_TYPE_INT_ALL (vint8m4_t, 128, v16qi) +TEST_FIXED_TYPE_INT_ALL (vint8m8_t, 256, v32qi) + +TEST_FIXED_TYPE_INT_ALL (vint16mf2_t, 16, v1hi) +TEST_FIXED_TYPE_INT_ALL (vint16m1_t, 32, v2hi) +TEST_FIXED_TYPE_INT_ALL (vint16m2_t, 64, v4hi) +TEST_FIXED_TYPE_INT_ALL (vint16m4_t, 128, v8hi) +TEST_FIXED_TYPE_INT_ALL (vint16m8_t, 256, v16hi) + +TEST_FIXED_TYPE_INT_ALL (vint32m1_t, 32, v1si) +TEST_FIXED_TYPE_INT_ALL (vint32m2_t, 64, v2si) +TEST_FIXED_TYPE_INT_ALL (vint32m4_t, 128, v4si) +TEST_FIXED_TYPE_INT_ALL (vint32m8_t, 256, v8si) + +TEST_FIXED_TYPE_INT_ALL (vuint8mf4_t, 8, v1uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8mf2_t, 16, v2uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m1_t, 32, v4uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m2_t, 64, v8uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m4_t, 128, v16uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m8_t, 256, v32uqi) + +TEST_FIXED_TYPE_INT_ALL (vuint16mf2_t, 16, v1uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m1_t, 32, v2uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m2_t, 64, v4uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m4_t, 128, v8uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m8_t, 256, v16uhi) + +TEST_FIXED_TYPE_INT_ALL (vuint32m1_t, 32, v1usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m2_t, 64, v2usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m4_t, 128, v4usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m8_t, 256, v8usi) + +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16mf2_t, 16, v1hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m1_t, 32, v2hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m2_t, 64, v4hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m4_t, 128, v8hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m8_t, 256, v16hf) + +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m1_t, 32, v1sf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m2_t, 64, v2sf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m4_t, 128, v4sf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m8_t, 256, v8sf) + +/* { dg-final { scan-assembler-not {csrr\s+[atx][0-9]+,\s*vlenb} } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-11.c b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-11.c new file mode 100644 index 00000000000..726c56b4a7e --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-11.c @@ -0,0 +1,76 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvl4096b_zfh_zvfh -mabi=lp64 -mrvv-vector-bits=zvl -O3" } */ + +#include "riscv_rvv_vector_bits.h" + +TEST_FIXED_TYPE_INT_ALL (vint8mf8_t, 512, v64qi) +TEST_FIXED_TYPE_INT_ALL (vint8mf4_t, 1024, v128qi) +TEST_FIXED_TYPE_INT_ALL (vint8mf2_t, 2048, v256qi) +TEST_FIXED_TYPE_INT_ALL (vint8m1_t, 4096, v512qi) +TEST_FIXED_TYPE_INT_ALL (vint8m2_t, 8192, v1024qi) +TEST_FIXED_TYPE_INT_ALL (vint8m4_t, 16384, v2048qi) +TEST_FIXED_TYPE_INT_ALL (vint8m8_t, 32768, v4096qi) + +TEST_FIXED_TYPE_INT_ALL (vint16mf4_t, 1024, v64hi) +TEST_FIXED_TYPE_INT_ALL (vint16mf2_t, 2048, v128hi) +TEST_FIXED_TYPE_INT_ALL (vint16m1_t, 4096, v256hi) +TEST_FIXED_TYPE_INT_ALL (vint16m2_t, 8192, v512hi) +TEST_FIXED_TYPE_INT_ALL (vint16m4_t, 16384, v1024hi) +TEST_FIXED_TYPE_INT_ALL (vint16m8_t, 32768, v2048hi) + +TEST_FIXED_TYPE_INT_ALL (vint32mf2_t, 2048, v64si) +TEST_FIXED_TYPE_INT_ALL (vint32m1_t, 4096, v128si) +TEST_FIXED_TYPE_INT_ALL (vint32m2_t, 8192, v256si) +TEST_FIXED_TYPE_INT_ALL (vint32m4_t, 16384, v512si) +TEST_FIXED_TYPE_INT_ALL (vint32m8_t, 32768, v1024si) + +TEST_FIXED_TYPE_INT_ALL (vint64m1_t, 4096, v64di) +TEST_FIXED_TYPE_INT_ALL (vint64m2_t, 8192, v128di) +TEST_FIXED_TYPE_INT_ALL (vint64m4_t, 16384, v256di) +TEST_FIXED_TYPE_INT_ALL (vint64m8_t, 32768, v512di) + +TEST_FIXED_TYPE_INT_ALL (vuint8mf8_t, 512, v64uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8mf4_t, 1024, v128uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8mf2_t, 2048, v256uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m1_t, 4096, v512uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m2_t, 8192, v1024uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m4_t, 16384, v2048uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m8_t, 32768, v4096uqi) + +TEST_FIXED_TYPE_INT_ALL (vuint16mf4_t, 1024, v64uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16mf2_t, 2048, v128uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m1_t, 4096, v256uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m2_t, 8192, v512uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m4_t, 16384, v1024uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m8_t, 32768, v2048uhi) + +TEST_FIXED_TYPE_INT_ALL (vuint32mf2_t, 2048, v64usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m1_t, 4096, v128usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m2_t, 8192, v256usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m4_t, 16384, v512usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m8_t, 32768, v1024usi) + +TEST_FIXED_TYPE_INT_ALL (vuint64m1_t, 4096, v64udi) +TEST_FIXED_TYPE_INT_ALL (vuint64m2_t, 8192, v128udi) +TEST_FIXED_TYPE_INT_ALL (vuint64m4_t, 16384, v256udi) +TEST_FIXED_TYPE_INT_ALL (vuint64m8_t, 32768, v512udi) + +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16mf4_t, 1024, v64hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16mf2_t, 2048, v128hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m1_t, 4096, v256hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m2_t, 8192, v512hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m4_t, 16384, v1024hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m8_t, 32768, v2048hf) + +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32mf2_t, 2048, v64sf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m1_t, 4096, v128sf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m2_t, 8192, v256sf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m4_t, 16384, v512sf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m8_t, 32768, v1024sf) + +TEST_FIXED_TYPE_FLOAT_ALL (vfloat64m1_t, 4096, v64df) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat64m2_t, 8192, v128df) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat64m4_t, 16384, v256df) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat64m8_t, 32768, v512df) + +/* { dg-final { scan-assembler-not {csrr\s+[atx][0-9]+,\s*vlenb} } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-12.c b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-12.c new file mode 100644 index 00000000000..5c2346dff3e --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-12.c @@ -0,0 +1,14 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvl128b -mabi=lp64 -mrvv-vector-bits=zvl -O3" } */ + +#include "riscv_rvv_vector_bits.h" + +TEST_FIXED_TYPE_BOOL_ALL (vbool1_t, 128, v16qi) +TEST_FIXED_TYPE_BOOL_ALL (vbool2_t, 64, v8qi) +TEST_FIXED_TYPE_BOOL_ALL (vbool4_t, 32, v4qi) +TEST_FIXED_TYPE_BOOL_ALL (vbool8_t, 16, v2qi) +TEST_FIXED_TYPE_BOOL_ALL (vbool16_t, 8, v1qi) +TEST_FIXED_TYPE_BOOL_ALL (vbool32_t, 4, v1qi) +TEST_FIXED_TYPE_BOOL_ALL (vbool64_t, 2, v1qi) + +/* { dg-final { scan-assembler-not {csrr\s+[atx][0-9]+,\s*vlenb} } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-2.c new file mode 100644 index 00000000000..6b841d7b1d4 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-2.c @@ -0,0 +1,6 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64 -mrvv-vector-bits=zvl -O3" } */ + +#include "riscv_vector.h" + +typedef vint32m1_t fixed_vint32m1_t __attribute__((riscv_rvv_vector_bits("123"))); /* { dg-error "'riscv_rvv_vector_bits' requires an integer constant" } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-3.c new file mode 100644 index 00000000000..e1b0664eacb --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-3.c @@ -0,0 +1,6 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64 -O3" } */ + +#include "riscv_vector.h" + +typedef vint32m1_t fixed_vint32m1_t __attribute__((riscv_rvv_vector_bits(128))); /* { dg-error "'riscv_rvv_vector_bits' is only supported when '-mrvv-vector-bits=zvl' is specified" } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-4.c b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-4.c new file mode 100644 index 00000000000..eef15654110 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-4.c @@ -0,0 +1,6 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvl256b -mabi=lp64 -mrvv-vector-bits=zvl -O3" } */ + +#include "riscv_vector.h" + +typedef vint32m1_t fixed_vint32m1_t __attribute__((riscv_rvv_vector_bits(128))); /* { dg-error "invalid RVV vector size '128', expected size is '256' based on LMUL of type and '-mrvv-vector-bits=zvl'" } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-5.c b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-5.c new file mode 100644 index 00000000000..6b4f19cd9f2 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-5.c @@ -0,0 +1,6 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvl128b -mabi=lp64 -mrvv-vector-bits=zvl -O3" } */ + +#include "riscv_vector.h" + +typedef vint32m2_t fixed_vint32m2_t __attribute__((riscv_rvv_vector_bits(128))); /* { dg-error "invalid RVV vector size '128', expected size is '256' based on LMUL of type and '-mrvv-vector-bits=zvl'" } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-6.c b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-6.c new file mode 100644 index 00000000000..bc346917fe5 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-6.c @@ -0,0 +1,6 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvl256b -mabi=lp64 -mrvv-vector-bits=zvl -O3" } */ + +#include "riscv_vector.h" + +typedef vint32mf2_t fixed_vint32mf2_t __attribute__((riscv_rvv_vector_bits(256))); /* { dg-error "invalid RVV vector size '256', expected size is '128' based on LMUL of type and '-mrvv-vector-bits=zvl'" } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-7.c b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-7.c new file mode 100644 index 00000000000..611a4bb88ba --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-7.c @@ -0,0 +1,76 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvl128b_zfh_zvfh -mabi=lp64 -mrvv-vector-bits=zvl -O3" } */ + +#include "riscv_rvv_vector_bits.h" + +TEST_FIXED_TYPE_INT_ALL (vint8mf8_t, 16, v2qi) +TEST_FIXED_TYPE_INT_ALL (vint8mf4_t, 32, v4qi) +TEST_FIXED_TYPE_INT_ALL (vint8mf2_t, 64, v8qi) +TEST_FIXED_TYPE_INT_ALL (vint8m1_t, 128, v16qi) +TEST_FIXED_TYPE_INT_ALL (vint8m2_t, 256, v32qi) +TEST_FIXED_TYPE_INT_ALL (vint8m4_t, 512, v64qi) +TEST_FIXED_TYPE_INT_ALL (vint8m8_t, 1024, v128qi) + +TEST_FIXED_TYPE_INT_ALL (vint16mf4_t, 32, v2hi) +TEST_FIXED_TYPE_INT_ALL (vint16mf2_t, 64, v4hi) +TEST_FIXED_TYPE_INT_ALL (vint16m1_t, 128, v8hi) +TEST_FIXED_TYPE_INT_ALL (vint16m2_t, 256, v16hi) +TEST_FIXED_TYPE_INT_ALL (vint16m4_t, 512, v32hi) +TEST_FIXED_TYPE_INT_ALL (vint16m8_t, 1024, v64hi) + +TEST_FIXED_TYPE_INT_ALL (vint32mf2_t, 64, v2si) +TEST_FIXED_TYPE_INT_ALL (vint32m1_t, 128, v4si) +TEST_FIXED_TYPE_INT_ALL (vint32m2_t, 256, v8si) +TEST_FIXED_TYPE_INT_ALL (vint32m4_t, 512, v16si) +TEST_FIXED_TYPE_INT_ALL (vint32m8_t, 1024, v32si) + +TEST_FIXED_TYPE_INT_ALL (vint64m1_t, 128, v2di) +TEST_FIXED_TYPE_INT_ALL (vint64m2_t, 256, v4di) +TEST_FIXED_TYPE_INT_ALL (vint64m4_t, 512, v8di) +TEST_FIXED_TYPE_INT_ALL (vint64m8_t, 1024, v16di) + +TEST_FIXED_TYPE_INT_ALL (vuint8mf8_t, 16, v2uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8mf4_t, 32, v4uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8mf2_t, 64, v8uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m1_t, 128, v16uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m2_t, 256, v32uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m4_t, 512, v64uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m8_t, 1024, v128uqi) + +TEST_FIXED_TYPE_INT_ALL (vuint16mf4_t, 32, v2uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16mf2_t, 64, v4uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m1_t, 128, v8uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m2_t, 256, v16uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m4_t, 512, v32uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m8_t, 1024, v64uhi) + +TEST_FIXED_TYPE_INT_ALL (vuint32mf2_t, 64, v2usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m1_t, 128, v4usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m2_t, 256, v8usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m4_t, 512, v16usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m8_t, 1024, v32usi) + +TEST_FIXED_TYPE_INT_ALL (vuint64m1_t, 128, v2udi) +TEST_FIXED_TYPE_INT_ALL (vuint64m2_t, 256, v4udi) +TEST_FIXED_TYPE_INT_ALL (vuint64m4_t, 512, v8udi) +TEST_FIXED_TYPE_INT_ALL (vuint64m8_t, 1024, v16udi) + +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16mf4_t, 32, v2hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16mf2_t, 64, v4hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m1_t, 128, v8hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m2_t, 256, v16hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m4_t, 512, v32hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m8_t, 1024, v64hf) + +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32mf2_t, 64, v2sf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m1_t, 128, v4sf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m2_t, 256, v8sf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m4_t, 512, v16sf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m8_t, 1024, v32sf) + +TEST_FIXED_TYPE_FLOAT_ALL (vfloat64m1_t, 128, v2df) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat64m2_t, 256, v4df) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat64m4_t, 512, v8df) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat64m8_t, 1024, v16df) + +/* { dg-final { scan-assembler-not {csrr\s+[atx][0-9]+,\s*vlenb} } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-8.c b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-8.c new file mode 100644 index 00000000000..bb8d1da72b2 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-8.c @@ -0,0 +1,75 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvl256b_zfh_zvfh -mabi=lp64 -mrvv-vector-bits=zvl -O3" } */ + +#include "riscv_rvv_vector_bits.h" + +TEST_FIXED_TYPE_INT_ALL (vint8mf8_t, 32, v4qi) +TEST_FIXED_TYPE_INT_ALL (vint8mf4_t, 64, v8qi) +TEST_FIXED_TYPE_INT_ALL (vint8mf2_t, 128, v16qi) +TEST_FIXED_TYPE_INT_ALL (vint8m1_t, 256, v32qi) +TEST_FIXED_TYPE_INT_ALL (vint8m2_t, 512, v64qi) +TEST_FIXED_TYPE_INT_ALL (vint8m4_t, 1024, v128qi) +TEST_FIXED_TYPE_INT_ALL (vint8m8_t, 2048, v256qi) + +TEST_FIXED_TYPE_INT_ALL (vint16mf4_t, 64, v4hi) +TEST_FIXED_TYPE_INT_ALL (vint16mf2_t, 128, v8hi) +TEST_FIXED_TYPE_INT_ALL (vint16m1_t, 256, v16hi) +TEST_FIXED_TYPE_INT_ALL (vint16m2_t, 512, v32hi) +TEST_FIXED_TYPE_INT_ALL (vint16m4_t, 1024, v64hi) +TEST_FIXED_TYPE_INT_ALL (vint16m8_t, 2048, v128hi) + +TEST_FIXED_TYPE_INT_ALL (vint32mf2_t, 128, v4si) +TEST_FIXED_TYPE_INT_ALL (vint32m1_t, 256, v8si) +TEST_FIXED_TYPE_INT_ALL (vint32m2_t, 512, v16si) +TEST_FIXED_TYPE_INT_ALL (vint32m4_t, 1024, v32si) +TEST_FIXED_TYPE_INT_ALL (vint32m8_t, 2048, v64si) + +TEST_FIXED_TYPE_INT_ALL (vint64m1_t, 256, v4di) +TEST_FIXED_TYPE_INT_ALL (vint64m2_t, 512, v8di) +TEST_FIXED_TYPE_INT_ALL (vint64m4_t, 1024, v16di) +TEST_FIXED_TYPE_INT_ALL (vint64m8_t, 2048, v32di) + +TEST_FIXED_TYPE_INT_ALL (vuint8mf4_t, 64, v8uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8mf2_t, 128, v16uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m1_t, 256, v32uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m2_t, 512, v64uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m4_t, 1024, v128uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m8_t, 2048, v256uqi) + +TEST_FIXED_TYPE_INT_ALL (vuint16mf4_t, 64, v4uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16mf2_t, 128, v8uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m1_t, 256, v16uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m2_t, 512, v32uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m4_t, 1024, v64uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m8_t, 2048, v128uhi) + +TEST_FIXED_TYPE_INT_ALL (vuint32mf2_t, 128, v4usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m1_t, 256, v8usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m2_t, 512, v16usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m4_t, 1024, v32usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m8_t, 2048, v64usi) + +TEST_FIXED_TYPE_INT_ALL (vuint64m1_t, 256, v4udi) +TEST_FIXED_TYPE_INT_ALL (vuint64m2_t, 512, v8udi) +TEST_FIXED_TYPE_INT_ALL (vuint64m4_t, 1024, v16udi) +TEST_FIXED_TYPE_INT_ALL (vuint64m8_t, 2048, v32udi) + +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16mf4_t, 64, v4hi) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16mf2_t, 128, v8hi) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m1_t, 256, v16hi) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m2_t, 512, v32hi) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m4_t, 1024, v64hi) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m8_t, 2048, v128hi) + +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32mf2_t, 128, v4si) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m1_t, 256, v8si) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m2_t, 512, v16si) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m4_t, 1024, v32si) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m8_t, 2048, v64si) + +TEST_FIXED_TYPE_FLOAT_ALL (vfloat64m1_t, 256, v4di) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat64m2_t, 512, v8di) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat64m4_t, 1024, v16di) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat64m8_t, 2048, v32di) + +/* { dg-final { scan-assembler-not {csrr\s+[atx][0-9]+,\s*vlenb} } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-9.c b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-9.c new file mode 100644 index 00000000000..701f833b41b --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits-9.c @@ -0,0 +1,76 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gc_zve64d_zvl64b_zfh_zvfh -mabi=lp64 -mrvv-vector-bits=zvl -O3" } */ + +#include "riscv_rvv_vector_bits.h" + +TEST_FIXED_TYPE_INT_ALL (vint8mf8_t, 8, v1qi) +TEST_FIXED_TYPE_INT_ALL (vint8mf4_t, 16, v2qi) +TEST_FIXED_TYPE_INT_ALL (vint8mf2_t, 32, v4qi) +TEST_FIXED_TYPE_INT_ALL (vint8m1_t, 64, v8qi) +TEST_FIXED_TYPE_INT_ALL (vint8m2_t, 128, v16qi) +TEST_FIXED_TYPE_INT_ALL (vint8m4_t, 256, v32qi) +TEST_FIXED_TYPE_INT_ALL (vint8m8_t, 512, v64qi) + +TEST_FIXED_TYPE_INT_ALL (vint16mf4_t, 16, v1hi) +TEST_FIXED_TYPE_INT_ALL (vint16mf2_t, 32, v2hi) +TEST_FIXED_TYPE_INT_ALL (vint16m1_t, 64, v4hi) +TEST_FIXED_TYPE_INT_ALL (vint16m2_t, 128, v8hi) +TEST_FIXED_TYPE_INT_ALL (vint16m4_t, 256, v16hi) +TEST_FIXED_TYPE_INT_ALL (vint16m8_t, 512, v32hi) + +TEST_FIXED_TYPE_INT_ALL (vint32mf2_t, 32, v1si) +TEST_FIXED_TYPE_INT_ALL (vint32m1_t, 64, v2si) +TEST_FIXED_TYPE_INT_ALL (vint32m2_t, 128, v4si) +TEST_FIXED_TYPE_INT_ALL (vint32m4_t, 256, v8si) +TEST_FIXED_TYPE_INT_ALL (vint32m8_t, 512, v16si) + +TEST_FIXED_TYPE_INT_ALL (vint64m1_t, 64, v1di) +TEST_FIXED_TYPE_INT_ALL (vint64m2_t, 128, v2di) +TEST_FIXED_TYPE_INT_ALL (vint64m4_t, 256, v4di) +TEST_FIXED_TYPE_INT_ALL (vint64m8_t, 512, v8di) + +TEST_FIXED_TYPE_INT_ALL (vuint8mf8_t, 8, v1uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8mf4_t, 16, v2uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8mf2_t, 32, v4uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m1_t, 64, v8uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m2_t, 128, v16uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m4_t, 256, v32uqi) +TEST_FIXED_TYPE_INT_ALL (vuint8m8_t, 512, v64uqi) + +TEST_FIXED_TYPE_INT_ALL (vuint16mf4_t, 16, v1uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16mf2_t, 32, v2uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m1_t, 64, v4uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m2_t, 128, v8uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m4_t, 256, v16uhi) +TEST_FIXED_TYPE_INT_ALL (vuint16m8_t, 512, v32uhi) + +TEST_FIXED_TYPE_INT_ALL (vuint32mf2_t, 32, v1usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m1_t, 64, v2usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m2_t, 128, v4usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m4_t, 256, v8usi) +TEST_FIXED_TYPE_INT_ALL (vuint32m8_t, 512, v16usi) + +TEST_FIXED_TYPE_INT_ALL (vuint64m1_t, 64, v1udi) +TEST_FIXED_TYPE_INT_ALL (vuint64m2_t, 128, v2udi) +TEST_FIXED_TYPE_INT_ALL (vuint64m4_t, 256, v4udi) +TEST_FIXED_TYPE_INT_ALL (vuint64m8_t, 512, v8udi) + +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16mf4_t, 16, v1hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16mf2_t, 32, v2hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m1_t, 64, v4hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m2_t, 128, v8hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m4_t, 256, v16hf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat16m8_t, 512, v32hf) + +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32mf2_t, 32, v1sf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m1_t, 64, v2sf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m2_t, 128, v4sf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m4_t, 256, v8sf) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat32m8_t, 512, v16sf) + +TEST_FIXED_TYPE_FLOAT_ALL (vfloat64m1_t, 64, v1df) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat64m2_t, 128, v2df) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat64m4_t, 256, v4df) +TEST_FIXED_TYPE_FLOAT_ALL (vfloat64m8_t, 512, v8df) + +/* { dg-final { scan-assembler-not {csrr\s+[atx][0-9]+,\s*vlenb} } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits.h b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits.h new file mode 100644 index 00000000000..a7d68f2c36b --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/riscv_rvv_vector_bits.h @@ -0,0 +1,108 @@ +#ifndef HAVE_TEST_RISCV_RVV_VECTOR_BITS_H +#define HAVE_TEST_RISCV_RVV_VECTOR_BITS_H + +#include "riscv_vector.h" +#include "../autovec/vls/def.h" + +#define DEF_FIXED_TYPE(T, N) \ + typedef T fixed_##T __attribute__((riscv_rvv_vector_bits(N))); + +#define DEF_FIXED_GLOBAL_VAR(T, N) \ + fixed_##T global_fixed_##T##_##N##_bits_var; + +#define DEF_FIXED_STRUCT_TYPE(T, N) \ + struct fixed_##T##_##N##_bits_struct \ + { \ + fixed_##T a, b[2]; \ + }; + +#define DEF_FIXED_UNION_TYPE(T, N) \ + union fixed_##T##_##N##_bits_union \ + { \ + fixed_##T a, b[3]; \ + }; + +#define TEST_FIXED_TYPE_SIZE(T, N) \ + void test_fixed_##T##_##N##_bits_size () \ + { \ + _Static_assert (sizeof (fixed_##T) * 8 == (N < 8 ? 8 : N), \ + "Fixed RVV register types should be equal."); \ + } + +#define TEST_FIXED_TYPE_CVT(T, N, NEW_TYPE) \ + NEW_TYPE test_fixed_##T##_##N##_bits_cvt (fixed_##T a) \ + { \ + return (NEW_TYPE) a; \ + } + +#define TEST_FIXED_BINARY(T, N, OP, NAME) \ + fixed_##T test_fixed_##T##_##N##_bits_binary_##NAME (fixed_##T a, \ + fixed_##T b) \ + { \ + return a OP b; \ + } + +#define TEST_FIXED_UNARY(T, N, OP, NAME) \ + fixed_##T test_fixed_##T##_##N##_bits_unary_##NAME (fixed_##T a) \ + { \ + return OP a; \ + } + +#define TEST_FIXED_TYPE_CMP(T, N) \ + TEST_FIXED_BINARY(T, N, ==, eq) \ + TEST_FIXED_BINARY(T, N, !=, ne) \ + TEST_FIXED_BINARY(T, N, >, gt) \ + TEST_FIXED_BINARY(T, N, <, lt) \ + TEST_FIXED_BINARY(T, N, >=, ge) \ + TEST_FIXED_BINARY(T, N, <=, le) + +#define TEST_FIXED_TYPE_INT_ALU(T, N) \ + TEST_FIXED_BINARY(T, N, +, add) \ + TEST_FIXED_BINARY(T, N, -, sub) \ + TEST_FIXED_BINARY(T, N, *, mul) \ + TEST_FIXED_BINARY(T, N, /, div) \ + TEST_FIXED_BINARY(T, N, %, mod) \ + TEST_FIXED_BINARY(T, N, &, and) \ + TEST_FIXED_BINARY(T, N, |, ior) \ + TEST_FIXED_BINARY(T, N, ^, xor) \ + TEST_FIXED_BINARY(T, N, >>, rsh) \ + TEST_FIXED_BINARY(T, N, <<, lsh) \ + TEST_FIXED_UNARY(T, N, ~, not) \ + TEST_FIXED_UNARY(T, N, -, neg) + +#define TEST_FIXED_TYPE_FLOAT_ALU(T, N) \ + TEST_FIXED_BINARY(T, N, +, add) \ + TEST_FIXED_BINARY(T, N, -, sub) \ + TEST_FIXED_BINARY(T, N, *, mul) \ + TEST_FIXED_BINARY(T, N, /, div) \ + TEST_FIXED_UNARY(T, N, -, neg) + +#define TEST_FIXED_TYPE_INT_ALL(T, N, NEW_TYPE) \ + DEF_FIXED_TYPE (T, N) \ + TEST_FIXED_TYPE_SIZE (T, N) \ + DEF_FIXED_GLOBAL_VAR (T, N) \ + DEF_FIXED_STRUCT_TYPE (T, N) \ + DEF_FIXED_UNION_TYPE (T, N) \ + TEST_FIXED_TYPE_CVT (T, N, NEW_TYPE) \ + TEST_FIXED_TYPE_CMP (T, N) \ + TEST_FIXED_TYPE_INT_ALU (T, N) \ + +#define TEST_FIXED_TYPE_FLOAT_ALL(T, N, NEW_TYPE) \ + DEF_FIXED_TYPE (T, N) \ + TEST_FIXED_TYPE_SIZE (T, N) \ + DEF_FIXED_GLOBAL_VAR (T, N) \ + DEF_FIXED_STRUCT_TYPE (T, N) \ + DEF_FIXED_UNION_TYPE (T, N) \ + TEST_FIXED_TYPE_CVT (T, N, NEW_TYPE) \ + TEST_FIXED_TYPE_CMP (T, N) \ + TEST_FIXED_TYPE_FLOAT_ALU (T, N) \ + +#define TEST_FIXED_TYPE_BOOL_ALL(T, N, NEW_TYPE) \ + DEF_FIXED_TYPE (T, N) \ + TEST_FIXED_TYPE_SIZE (T, N) \ + DEF_FIXED_GLOBAL_VAR (T, N) \ + DEF_FIXED_STRUCT_TYPE (T, N) \ + DEF_FIXED_UNION_TYPE (T, N) \ + TEST_FIXED_TYPE_CVT (T, N, NEW_TYPE) + +#endif