From patchwork Wed Feb 14 13:08:53 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sai Krishna Gajula X-Patchwork-Id: 1898942 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=marvell.com header.i=@marvell.com header.a=rsa-sha256 header.s=pfpt0220 header.b=FYtc6lQ/; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=2604:1380:45d1:ec00::1; helo=ny.mirrors.kernel.org; envelope-from=linux-pci+bounces-3447-incoming=patchwork.ozlabs.org@vger.kernel.org; receiver=patchwork.ozlabs.org) Received: from ny.mirrors.kernel.org (ny.mirrors.kernel.org [IPv6:2604:1380:45d1:ec00::1]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1)) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4TZdns03cPz23j4 for ; Thu, 15 Feb 2024 00:09:37 +1100 (AEDT) Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ny.mirrors.kernel.org (Postfix) with ESMTPS id CB7D91C21FC5 for ; Wed, 14 Feb 2024 13:09:34 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id E1F5E5338F; Wed, 14 Feb 2024 13:09:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=marvell.com header.i=@marvell.com header.b="FYtc6lQ/" X-Original-To: linux-pci@vger.kernel.org Received: from mx0b-0016f401.pphosted.com (mx0a-0016f401.pphosted.com [67.231.148.174]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 028D953385; Wed, 14 Feb 2024 13:09:29 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=67.231.148.174 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707916171; cv=none; b=bpDDB0fvAOfGqTLU/kwCRzst1v2VEPTCJJsm5VRxW9h+kss3Hh6KuRM9U4PEfLwZu6zyKOfzdVU3pigc9V49GElP6gvZIhyDUbToir708i9RZLkwYdLRzAlV5j0zmeF7YCrHKWDgJqpdtEm+UFheRO0AFp5kjLzzp65qI549Iis= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1707916171; c=relaxed/simple; bh=5IyqfNXejzNoE7FoDS85KC9aRBAtulC2nc6pHDFcrcA=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=NA/0QfewQNMx5M3ZZHaF4BIqjYcgWrXi6HL5l2LQuj2TtTsrNjqxt3SVDV39tisjrnHwCPqsVstr+OoF4azyBVAjbynxvXm6wL8vplLXgEEsKLiBE0LABWQOWMefXzB95eASP4V2TNUmckNLs26kkdwxUlDPs+2QfMZuPcUw9a0= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=marvell.com; spf=pass smtp.mailfrom=marvell.com; dkim=pass (2048-bit key) header.d=marvell.com header.i=@marvell.com header.b=FYtc6lQ/; arc=none smtp.client-ip=67.231.148.174 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=marvell.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=marvell.com Received: from pps.filterd (m0045849.ppops.net [127.0.0.1]) by mx0a-0016f401.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 41DN23UJ013630; Wed, 14 Feb 2024 05:09:02 -0800 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com; h= from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding:content-type; s=pfpt0220; bh=LoU7Ab6b 8skjXcwkN/4QvGP99r5FSH5svA2nrjqAUDk=; b=FYtc6lQ/CjVQg0P3B3Z4Yorx Cwi6qv01R8h5EirXAgS7taiL8zUdjo1J8eVR57N90ty1yGU0Hk1yzcZP7mdmOw7O 7fboh5+ohu0rGUOwgO6hF/jAKKyC8bpyQWFrdoGLsrZdJmsGJWap3ATJ+RPBZPCp D9uJPNKhhjyswmUeEE/1xlaCwshqjigOKGVGhOiHl+7+CIusn4O5kuDNoFR5MdeI nHv9F1LD2p+/DDEl/rDD9uwNbPxYKRZB+HpFPlCYkG14rlFei7nBDJ1zxwwIu0kp XnT/N+idMUn6qs0hummYK03Ly1Wsnh6/XmCH7QdwpqPjOWnho9atRJTsRcwOvQ== Received: from dc5-exch01.marvell.com ([199.233.59.181]) by mx0a-0016f401.pphosted.com (PPS) with ESMTPS id 3w8hr7hxfm-10 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT); Wed, 14 Feb 2024 05:09:01 -0800 (PST) Received: from DC5-EXCH01.marvell.com (10.69.176.38) by DC5-EXCH01.marvell.com (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.48; Wed, 14 Feb 2024 05:09:00 -0800 Received: from maili.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com (10.69.176.38) with Microsoft SMTP Server id 15.0.1497.48 via Frontend Transport; Wed, 14 Feb 2024 05:09:00 -0800 Received: from hyd1425.marvell.com (unknown [10.29.37.83]) by maili.marvell.com (Postfix) with ESMTP id 686583F7050; Wed, 14 Feb 2024 05:08:55 -0800 (PST) From: Sai Krishna To: , , , , , , , , , , , , , , CC: Sai Krishna , Naveen Mamindlapalli Subject: [net-next PATCH v2] octeontx2: Add PTP clock driver for Octeon PTM clock. Date: Wed, 14 Feb 2024 18:38:53 +0530 Message-ID: <20240214130853.1321836-1-saikrishnag@marvell.com> X-Mailer: git-send-email 2.25.1 Precedence: bulk X-Mailing-List: linux-pci@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-Proofpoint-GUID: nv-Z3vp20DIRn0ecXpuiWSzS2ZUTB4D- X-Proofpoint-ORIG-GUID: nv-Z3vp20DIRn0ecXpuiWSzS2ZUTB4D- X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-02-14_06,2024-02-14_01,2023-05-22_02 The PCIe PTM(Precision time measurement) protocol provides precise coordination of events across multiple components like PCIe host clock, PCIe EP PHC local clocks of PCIe devices. This patch adds support for ptp clock based PTM clock. We can use this PTP device to sync the PTM time with CLOCK_REALTIME or other PTP PHC devices using phc2sys. Signed-off-by: Sai Krishna Signed-off-by: Naveen Mamindlapalli Signed-off-by: Sunil Kovvuri Goutham --- v2: - Addressed review comments given by Vadim Fedorenko, Vinicius, Simon Horman 1. Driver build restricted to ARM64 and COMPILE_TEST+64BIT 2. Fixed Sparse complaints by using readq/writeq like else where 3. Modified error conditions, clode cleanup 4. Forwarding to linux-pci maintainers as suggested by Jakub drivers/ptp/Kconfig | 11 ++ drivers/ptp/Makefile | 1 + drivers/ptp/ptp_octeon_ptm.c | 243 +++++++++++++++++++++++++++++++++++ 3 files changed, 255 insertions(+) create mode 100644 drivers/ptp/ptp_octeon_ptm.c diff --git a/drivers/ptp/Kconfig b/drivers/ptp/Kconfig index 604541dcb320..3256b12842a6 100644 --- a/drivers/ptp/Kconfig +++ b/drivers/ptp/Kconfig @@ -224,4 +224,15 @@ config PTP_DFL_TOD To compile this driver as a module, choose M here: the module will be called ptp_dfl_tod. +config PTP_CLOCK_OCTEON + tristate "OCTEON PTM PTP clock" + depends on PTP_1588_CLOCK + depends on (64BIT && COMPILE_TEST) || ARM64 + default n + help + This driver adds support for using Octeon PTM device clock as + a PTP clock. + + To compile this driver as a module, choose M here: the module + will be called ptp_octeon_ptm. endmenu diff --git a/drivers/ptp/Makefile b/drivers/ptp/Makefile index 68bf02078053..19e2ab4c7f1b 100644 --- a/drivers/ptp/Makefile +++ b/drivers/ptp/Makefile @@ -21,3 +21,4 @@ obj-$(CONFIG_PTP_1588_CLOCK_MOCK) += ptp_mock.o obj-$(CONFIG_PTP_1588_CLOCK_VMW) += ptp_vmw.o obj-$(CONFIG_PTP_1588_CLOCK_OCP) += ptp_ocp.o obj-$(CONFIG_PTP_DFL_TOD) += ptp_dfl_tod.o +obj-$(CONFIG_PTP_CLOCK_OCTEON) += ptp_octeon_ptm.o diff --git a/drivers/ptp/ptp_octeon_ptm.c b/drivers/ptp/ptp_octeon_ptm.c new file mode 100644 index 000000000000..6867c1d28f17 --- /dev/null +++ b/drivers/ptp/ptp_octeon_ptm.c @@ -0,0 +1,243 @@ +// SPDX-License-Identifier: GPL-2.0 +/* Marvell PTP PHC clock driver for PCIe PTM (Precision Time Measurement) EP + * + * Copyright (c) 2024 Marvell. + * + */ + +#include +#include +#include +#include +#include +#include +#include +#include + +#include + +#include "ptp_private.h" + +#define PEMX_PFX_CSX_PFCFGX(pem, pf, _offset) ({typeof(_offset) (offset) = (_offset); \ + ((0x8e0000008000 | (u64)(pem) << 36 \ + | (pf) << 18 \ + | (((offset) >> 16) & 1) << 16 \ + | ((offset) >> 3) << 3) \ + + ((((offset) >> 2) & 1) << 2)); }) + +#define PEMX_CFG_WR(a) (0x8E0000000018ull | (u64)(a) << 36) +#define PEMX_CFG_RD(a) (0x8E0000000020ull | (u64)(a) << 36) + +/* Octeon CSRs */ +#define PEMX_CFG 0x8e00000000d8ULL +#define PEMX_PTM_CTL 0x8e0000000098ULL +#define PEMX_PTM_CTL_CAP BIT_ULL(10) +#define PEMX_PTM_LCL_TIME 0x8e00000000a0ULL /* PTM time */ +#define PEMX_PTM_MAS_TIME 0x8e00000000a8ULL /* PTP time */ + +struct oct_ptp_clock { + struct ptp_clock *ptp_clock; + struct ptp_clock_info caps; + bool cn10k_variant; +}; + +static struct oct_ptp_clock oct_ptp_clock; +static void __iomem *ptm_ctl_addr; +static void __iomem *ptm_lcl_addr; + +/* Config space registers */ +#define PCIEEPX_PTM_REQ_STAT (oct_ptp_clock.cn10k_variant ? 0x3a8 : 0x474) +#define PCIEEPX_PTM_REQ_T1L (oct_ptp_clock.cn10k_variant ? 0x3b4 : 0x480) +#define PCIEEPX_PTM_REQ_T1M (oct_ptp_clock.cn10k_variant ? 0x3b8 : 0x484) +#define PCIEEPX_PTM_REQ_T4L (oct_ptp_clock.cn10k_variant ? 0x3c4 : 0x490) +#define PCIEEPX_PTM_REQ_T4M (oct_ptp_clock.cn10k_variant ? 0x3c8 : 0x494) + +#define PCI_VENDOR_ID_CAVIUM 0x177d +#define PCI_DEVID_OCTEONTX2_PTP 0xA00C +#define PCI_SUBSYS_DEVID_95XX 0xB300 +#define PCI_SUBSYS_DEVID_95XXN 0xB400 +#define PCI_SUBSYS_DEVID_95XXMM 0xB500 +#define PCI_SUBSYS_DEVID_96XX 0xB200 +#define PCI_SUBSYS_DEVID_98XX 0xB100 +#define PCI_SUBSYS_DEVID_CN10K_A 0xB900 +#define PCI_SUBSYS_DEVID_CN10K_B 0xBD00 +#define PCI_SUBSYS_DEVID_CNF10K_A 0xBA00 +#define PCI_SUBSYS_DEVID_CNF10K_B 0xBC00 + +static bool is_otx2_support_ptm(struct pci_dev *pdev) +{ + return (pdev->subsystem_device == PCI_SUBSYS_DEVID_96XX || + pdev->subsystem_device == PCI_SUBSYS_DEVID_95XX || + pdev->subsystem_device == PCI_SUBSYS_DEVID_95XXN || + pdev->subsystem_device == PCI_SUBSYS_DEVID_98XX || + pdev->subsystem_device == PCI_SUBSYS_DEVID_95XXMM); +} + +static bool is_cn10k_support_ptm(struct pci_dev *pdev) +{ + return (pdev->subsystem_device == PCI_SUBSYS_DEVID_CN10K_A || + pdev->subsystem_device == PCI_SUBSYS_DEVID_CNF10K_A || + pdev->subsystem_device == PCI_SUBSYS_DEVID_CN10K_B || + pdev->subsystem_device == PCI_SUBSYS_DEVID_CNF10K_B); +} + +static int ptp_oct_ptm_adjtime(struct ptp_clock_info *ptp, s64 delta) +{ + return -EOPNOTSUPP; +} + +static int ptp_oct_ptm_settime(struct ptp_clock_info *ptp, + const struct timespec64 *ts) +{ + return -EOPNOTSUPP; +} + +static u32 read_pcie_config32(int ep_pem, int cfg_addr) +{ + void __iomem *addr; + u64 val; + + if (oct_ptp_clock.cn10k_variant) { + addr = ioremap(PEMX_PFX_CSX_PFCFGX(ep_pem, 0, cfg_addr), 8); + if (!addr) { + pr_err("PTM_EP: Failed to ioremap Octeon CSR space\n"); + return -1U; + } + val = readl(addr); + iounmap(addr); + } else { + addr = ioremap(PEMX_CFG_RD(ep_pem), 8); + if (!addr) { + pr_err("PTM_EP: Failed to ioremap Octeon CSR space\n"); + return -1U; + } + val = ((1 << 15) | (cfg_addr & 0xfff)); + writeq(val, addr); + val = readq(addr) >> 32; + iounmap(addr); + } + return (val & 0xffffffff); +} + +static uint64_t octeon_csr_read(u64 csr_addr) +{ + void __iomem *addr; + u64 val; + + addr = ioremap(csr_addr, 8); + if (!addr) { + pr_err("PTM_EP: Failed to ioremap CSR space\n"); + return -1UL; + } + val = readq(addr); + iounmap(addr); + return val; +} + +static int ptp_oct_ptm_gettime(struct ptp_clock_info *ptp, struct timespec64 *ts) +{ + u64 ptp_time, val64; + u32 val32; + + /* Check for valid PTM context */ + val32 = read_pcie_config32(0, PCIEEPX_PTM_REQ_STAT); + if (!(val32 & 0x1)) { + pr_err("PTM_EP: ERROR: PTM context not valid: 0x%x\n", val32); + + ts->tv_sec = 0; + ts->tv_nsec = 0; + + return -EINVAL; + } + + /* Trigger PTM/PTP capture */ + val64 = readq(ptm_ctl_addr); + val64 |= PEMX_PTM_CTL_CAP; + writeq(val64, ptm_ctl_addr); + /* Read PTM/PTP clocks */ + ptp_time = readq(ptm_lcl_addr); + + *ts = ns_to_timespec64(ptp_time); + + return 0; +} + +static int ptp_oct_ptm_enable(struct ptp_clock_info *ptp, + struct ptp_clock_request *rq, int on) +{ + return -EOPNOTSUPP; +} + +static const struct ptp_clock_info ptp_oct_caps = { + .owner = THIS_MODULE, + .name = "OCTEON PTM PHC", + .max_adj = 0, + .n_ext_ts = 0, + .n_pins = 0, + .pps = 0, + .adjtime = ptp_oct_ptm_adjtime, + .gettime64 = ptp_oct_ptm_gettime, + .settime64 = ptp_oct_ptm_settime, + .enable = ptp_oct_ptm_enable, +}; + +static void __exit ptp_oct_ptm_exit(void) +{ + iounmap(ptm_ctl_addr); + iounmap(ptm_lcl_addr); + ptp_clock_unregister(oct_ptp_clock.ptp_clock); +} + +static int __init ptp_oct_ptm_init(void) +{ + struct pci_dev *pdev = NULL; + + pdev = pci_get_device(PCI_VENDOR_ID_CAVIUM, + PCI_DEVID_OCTEONTX2_PTP, pdev); + if (!pdev) + return 0; + + if (octeon_csr_read(PEMX_CFG) & 0x1ULL) { + pr_err("PEM0 is configured as RC\n"); + return 0; + } + + if (is_otx2_support_ptm(pdev)) { + oct_ptp_clock.cn10k_variant = 0; + } else if (is_cn10k_support_ptm(pdev)) { + oct_ptp_clock.cn10k_variant = 1; + } else { + /* PTM_EP: unsupported processor */ + return 0; + } + + ptm_ctl_addr = ioremap(PEMX_PTM_CTL, 8); + if (!ptm_ctl_addr) { + pr_err("PTM_EP: Failed to ioremap CSR space\n"); + return 0; + } + + ptm_lcl_addr = ioremap(PEMX_PTM_LCL_TIME, 8); + if (!ptm_lcl_addr) { + pr_err("PTM_EP: Failed to ioremap CSR space\n"); + return 0; + } + + oct_ptp_clock.caps = ptp_oct_caps; + + oct_ptp_clock.ptp_clock = ptp_clock_register(&oct_ptp_clock.caps, NULL); + if (IS_ERR(oct_ptp_clock.ptp_clock)) + return PTR_ERR(oct_ptp_clock.ptp_clock); + + pr_info("PTP device index for PTM clock:%d\n", oct_ptp_clock.ptp_clock->index); + pr_info("cn10k_variant %d\n", oct_ptp_clock.cn10k_variant); + + return 0; +} + +module_init(ptp_oct_ptm_init); +module_exit(ptp_oct_ptm_exit); + +MODULE_AUTHOR("Marvell Inc."); +MODULE_DESCRIPTION("PTP PHC clock using PTM"); +MODULE_LICENSE("GPL");