From patchwork Wed Dec 13 14:49:50 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andrew Carlotti X-Patchwork-Id: 1875680 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; dkim=pass (1024-bit key; unprotected) header.d=armh.onmicrosoft.com header.i=@armh.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-armh-onmicrosoft-com header.b=FlkmDeHi; dkim=pass (1024-bit key) header.d=armh.onmicrosoft.com header.i=@armh.onmicrosoft.com header.a=rsa-sha256 header.s=selector2-armh-onmicrosoft-com header.b=FlkmDeHi; dkim-atps=neutral Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org (client-ip=8.43.85.97; helo=server2.sourceware.org; envelope-from=gcc-patches-bounces+incoming=patchwork.ozlabs.org@gcc.gnu.org; receiver=patchwork.ozlabs.org) Received: from server2.sourceware.org (server2.sourceware.org [8.43.85.97]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (secp384r1) server-digest SHA384) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4Sqz1J5vh1z20H6 for ; Thu, 14 Dec 2023 01:50:28 +1100 (AEDT) Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id D5FCE385C424 for ; Wed, 13 Dec 2023 14:50:26 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR04-DB3-obe.outbound.protection.outlook.com (mail-db3eur04on2060.outbound.protection.outlook.com [40.107.6.60]) by sourceware.org (Postfix) with ESMTPS id 17F343857C50 for ; Wed, 13 Dec 2023 14:50:10 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 17F343857C50 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 17F343857C50 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.6.60 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1702479013; cv=pass; b=o8hil7hzsjrPbPWKFimG6grbtr4g3mg5/aDDh0+f9OSeJTmqrBywfrMGUeKRmbyDdEba8cYcKGRxCI2DgEiFQ56DlD0AnjWDyYaCXwcENGdVXWJcq8DRv/1Oaj0eCW1obgkdJPq0g6NVU5MJmPJB0GQvcDw2q2N69/Hs+3PSUC8= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1702479013; c=relaxed/simple; bh=yZPLauLvj+YZF3AhKFPguy/eBsLKty0qnQO501ac//c=; h=DKIM-Signature:DKIM-Signature:Date:From:To:Subject:Message-ID: MIME-Version; b=gcw/Nwte4Wwxh8Ae/pHCh2QUOzMYoZyYCjH8hFA58PY9RYNV/RtPaEUe0jD3Y71Ir7rfdWcTZs9yTEr6DgPNYLJImA+91npkHnTTP85rK4wZXxwmzYTgTwvtntlvy9Yxr3WfmxollJxUXTplxB05OBd0AUAvhZMbY4U0ZANfZdE= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=Vnq4+AVdSX/m/rVT+/3ssGhytVo7o2+LTHYPDnJwUMbyOkS5R0p0P8KgRIqBU5oEq6O5Q5l0+PtvUI82ojUDqug2j+iylN+O5Kfa3pIdtaOLctTC49h/KOhgTMIrHp9QYXv1DdycHSl7HHHMwVXx3VROYveMmIOZZ01Yx4gblWvQ1PWg6+0PuygFPRXCVbA4HzjQrBvarWZ9ZU4tfRig5twowmlBoFxIMTpDVccMDBL7iAVfG6JQfTBCsJdCRs2DVqik4eTSyeK+5kMhmwihrjXe5/8LKu5NCtN0pMUfPZNpurNvmiKZpZKdLNDEV3yHEJX4oZdOamiX1AWsr47YbQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=yhu7OhCoaNOwaApgK0GCr1NWP7AUw3gx2QWGur3h17w=; b=i7SPM1czKbL31gAQob8ybA5paFY03UQ2MQVzipkSwwGo1qKfNEWbFGcSRUVV22fD5ukoPdGPo6tsuQXwo8UY4YElVAnlueLsSQZnS65dkw3fgX+KnzlVTpGBjimsNiQWuCZdsKsEhoxlx38eitWMeFs7/4oXK1xesaqBv0X9lezZo8S0Xm4e52EpaYGLDmL7Y2jrgdvtvivsjOztLbUXG3jsDfS54sLE2m+SAsxCzoCVtY+qtJGayZc3TymiFlT/Pm6FYOIm8WZT7pXe+CAUlDN0P2U6NG18NT9SBzeknAJtlpeupemWSQ/yAWOfpzSvrHm1mY/7XIIDwp++PZVowQ== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=yhu7OhCoaNOwaApgK0GCr1NWP7AUw3gx2QWGur3h17w=; b=FlkmDeHiQP6IduxsG2CZYX+GNXOFzQTxaYyoYV7yl9B84LN5rHExXMVXO1kKCtAtAAdm7hx/KLLsiJ1id81+4XZhb/CQupxO5PnJp2toXADl3fnvkA8iT7fAcQwpNOSAdLO0KcxH8MjbQx0qjgNSutznra75KiKg8e5pHiXdlKg= Received: from AM0PR04CA0049.eurprd04.prod.outlook.com (2603:10a6:208:1::26) by PA4PR08MB7411.eurprd08.prod.outlook.com (2603:10a6:102:2a3::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7091.26; Wed, 13 Dec 2023 14:50:06 +0000 Received: from AM4PEPF00027A6A.eurprd04.prod.outlook.com (2603:10a6:208:1:cafe::5c) by AM0PR04CA0049.outlook.office365.com (2603:10a6:208:1::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7091.26 via Frontend Transport; Wed, 13 Dec 2023 14:50:06 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM4PEPF00027A6A.mail.protection.outlook.com (10.167.16.88) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7091.26 via Frontend Transport; Wed, 13 Dec 2023 14:50:06 +0000 Received: ("Tessian outbound 5d213238733f:v228"); Wed, 13 Dec 2023 14:50:05 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 4eafef53c437bfff X-CR-MTA-TID: 64aa7808 Received: from b94368c31caf.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id F183729A-4B29-4032-8DEE-A8710DE7463E.1; Wed, 13 Dec 2023 14:49:58 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id b94368c31caf.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Wed, 13 Dec 2023 14:49:56 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=GLsnpj6HTDtpx3NoFTDjIxOXVJrC1Ms/wTb+LCASWEWOUVSsUnRTwjqCvIEL0VpkAJboy7FVK4B1nhGANdC8b2mVBbu3+02ZEho0gfZhq3BMYwij2BNAIOmlww3HKmV2gTrT+NnTR3dHRk7Xy3lw2v+e2zRjh4pn4pIc3onDjOQuPOL0NZT94HtEB7FUuMC6pF1p6jOepyRgbCo4hTES9IrkNJ5qD8tLpnSzbLs1zH8itFtVKjUAQUJScurOeYsqt1rrWce0nUKQKewv5XRJjpyLtBcv8zXPSQx5YqK4CfqIdCJ00ThrVcr7R3Wdvx7W29rqedF0kRUA6y3LL1wYXg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=yhu7OhCoaNOwaApgK0GCr1NWP7AUw3gx2QWGur3h17w=; b=gTHa5974b2soXjRYuwjRvG/oSBV0i5KTtQWviTRVF6KuCzkLu9NBFTp+bOsL9x+JdVbWzB3Yt9pthEhHrM5OPT95OzOQMgxxX40CXAVAT1wS/zrgjLo9zh3ZCc5Uo6+xcY9xNNRwfpVR9CxdPQNTTufLqyhJaz5bXy4cb8XwRp1sE+y+nWeMVfv14ExfYyx0ApjxSPynxTUovbt8FXdMWt3qUGmX/qU7oQeELX+oxzD5bNLVJncFB1TdCkbz15BThZxbgnoYdQqaxKoazbOT7sCWG6rJZ8ZEjI+HejU8F5cJ0ThBwCbT6y2t0CNZpgvIaqj4XijvX0Ytah2eNTkPMA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=yhu7OhCoaNOwaApgK0GCr1NWP7AUw3gx2QWGur3h17w=; b=FlkmDeHiQP6IduxsG2CZYX+GNXOFzQTxaYyoYV7yl9B84LN5rHExXMVXO1kKCtAtAAdm7hx/KLLsiJ1id81+4XZhb/CQupxO5PnJp2toXADl3fnvkA8iT7fAcQwpNOSAdLO0KcxH8MjbQx0qjgNSutznra75KiKg8e5pHiXdlKg= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from AS8PR08MB6678.eurprd08.prod.outlook.com (2603:10a6:20b:398::8) by AS8PR08MB8634.eurprd08.prod.outlook.com (2603:10a6:20b:564::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7091.26; Wed, 13 Dec 2023 14:49:53 +0000 Received: from AS8PR08MB6678.eurprd08.prod.outlook.com ([fe80::af15:c9d7:cd8c:6da2]) by AS8PR08MB6678.eurprd08.prod.outlook.com ([fe80::af15:c9d7:cd8c:6da2%7]) with mapi id 15.20.7091.022; Wed, 13 Dec 2023 14:49:52 +0000 Date: Wed, 13 Dec 2023 14:49:50 +0000 From: Andrew Carlotti To: gcc-patches@gcc.gnu.org Subject: [committed v2] aarch64 testsuite: Check entire .arch string Message-ID: <4c6b3d33-103b-04be-f451-df04e2b0fd6c@e124511.cambridge.arm.com> References: <0c74a3e7-afd2-35bc-b4d5-7eb48e126d71@e124511.cambridge.arm.com> Content-Disposition: inline In-Reply-To: <0c74a3e7-afd2-35bc-b4d5-7eb48e126d71@e124511.cambridge.arm.com> X-ClientProxiedBy: LO6P123CA0057.GBRP123.PROD.OUTLOOK.COM (2603:10a6:600:310::14) To AS8PR08MB6678.eurprd08.prod.outlook.com (2603:10a6:20b:398::8) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: AS8PR08MB6678:EE_|AS8PR08MB8634:EE_|AM4PEPF00027A6A:EE_|PA4PR08MB7411:EE_ X-MS-Office365-Filtering-Correlation-Id: a1be4603-d85e-4a7a-7366-08dbfbeacbcd x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: lrHmG/OXUPQ/XDhcGqdoe827zTZgJ5SVaF/Lb38s207NfPURe4Sz1vKXcdhRAGQ8kAMUKDPCrMGVqrafY4Lf9tSmxhWa+/OAJYHC05ConlO1lXB/KZl1Ki31gv4EQvEUYx6WfPS179y5Ug9DWqEALc6FiRzAEnM8AwTeMVS7T/4IUZyzIYpHOspfNZ2RIt3N6IG90x6woL5uxgJFYHTcr9/SqicR1EDs5n/ZpExYPzR+cAl09fGb/cjjTcaZ0BpEgX4c6/dlg8DNnuSk7+0l7+wglDwfmUq9ES65Dx0q22ecwrcV7UtapOBRjBwVH+uWnzk+4iYwJp9wXFUV063/X3CNwvNnSDzeZ1KNmAB+oamC2MjMgJoXyLlgkMsiuO16iiFhDSg1ITJspQgt8AmSuEj5rs8iS68+VycA8Rdd5BN6T/FuJr0ucUopSfn+4oCAYDLl4w2kDATjY1Z5qvemBnR37rgHJnJfTljQCExksxduKp3FkEOpdpazLD7emZaH2f7XY6cidAhcVlYYPcmBfgyfEg2km6PIt6ymS23sceHEtnkf4w/PcrPjjl/oeQGvmEzG1INKsxRAg2IAJjmNbWfdLw74QxojZ8RxSDurGU3uTIwl79HlksrHaymV6eKBd9zEFX7y35wv44jtSKms6g== X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:AS8PR08MB6678.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230031)(376002)(346002)(136003)(396003)(366004)(39860400002)(230922051799003)(451199024)(1800799012)(186009)(64100799003)(38100700002)(30864003)(2906002)(8676002)(6506007)(6512007)(44832011)(8936002)(6916009)(316002)(66476007)(66946007)(66556008)(478600001)(5660300002)(6486002)(26005)(83380400001)(41300700001)(31686004)(31696002)(86362001)(84970400001)(142923001); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR08MB8634 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM4PEPF00027A6A.eurprd04.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: e8b7fc9f-38e2-42fd-b998-08dbfbeac3bf X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: IF0Z9XuJklLWmzV3HyLMMybn5CbJ+hj97IJb9YOlrXmObkMMkdGmrfJiDbKdYgkQcdYFl4tn7BRfhXUSytptZfTKPblB2SZ0JHIoiCiUzQ3NPcotKzpPpMD6XoYIlOa+nN+NwqiRtfTIIJbmf3wv5p0UaIptKeySGIX0kHnL+KwVGZbPnL/oZSZKPV0nBUJz6B8ss2GkrDgt+Lfx5flX7r7aA+1PhDt2bDF8SIQekon4Htn9G4X6K7ya5mOTcy3dTbGGKc4LKNvdrc+snXiX3xvWzNScAtQ85k8P65Fodh/O0ruYxAezvAc80uHGT9fUw39tThUv6HgW0kYGc0vEoBbgmtY/9t5v1qNPFTZiGaCCNyjwto5T8rQliGDM+3XfNdmCfWDeQkP9oyM439tz1e2TNxTcBIkVBtKNkiwwb0xCi884eHiwc8sb+kakXL9kfqK+P3aI/I46TiQCoEOYp+yzJwZIRV+4xUK6xH9gvygGCTK8OC1XoitZcrpQfE3DuGAUd2ktTIyClNGoJ2hjoFjnSQXb1L5zynJl6J3OmJch5iM6vfOkbNRYk1WQgdAYF3ae8ErfN6UEQlf+JmmbTmYsBGoCjRdbtcOXmKBIE+4UxL8332LdPn481TQL/MJrr3o8BDFgjRm5Muw+hwd2ADDpxyYalqbkGyuTiMdOPcT3ZHxFVvNPtQ9VtmvjIqzhDAhAuOc+t+BL7poBCNT5A+1h3Ixohi5fxWG61UTE0SL61MLVYJnqvghWL3T6UTdeZQ3vNd+xsH6wwdAwSR5TObLN09Iz2Fnepb9VgcZje8Y= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(4636009)(346002)(376002)(396003)(136003)(39860400002)(230922051799003)(451199024)(1800799012)(186009)(82310400011)(64100799003)(46966006)(40470700004)(36840700001)(40460700003)(336012)(83380400001)(6512007)(6506007)(36860700001)(47076005)(44832011)(5660300002)(30864003)(8936002)(8676002)(41300700001)(2906002)(316002)(6486002)(478600001)(6916009)(70206006)(70586007)(26005)(31696002)(86362001)(82740400003)(356005)(81166007)(40480700001)(84970400001)(31686004)(142923001); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Dec 2023 14:50:06.2590 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a1be4603-d85e-4a7a-7366-08dbfbeacbcd X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM4PEPF00027A6A.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA4PR08MB7411 X-Spam-Status: No, score=-12.1 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_LOTSOFHASH, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+incoming=patchwork.ozlabs.org@gcc.gnu.org Add a terminating newline to various tests, and add missing extensions to some test strings. The current output is broken for options_set_4.c, so this test is left unchanged, to be fixed in a subsequent patch. Committed as obvious, with options_set_4.c removed compared to v1. gcc/testsuite/ChangeLog: * gcc.target/aarch64/cpunative/native_cpu_18.c: Add \+nopauth\n * gcc.target/aarch64/options_set_7.c: Add \+crc\n * gcc.target/aarch64/options_set_8.c: Add \+crc\+nodotprod\n * gcc.target/aarch64/cpunative/native_cpu_0.c: Add \n * gcc.target/aarch64/cpunative/native_cpu_1.c: Ditto. * gcc.target/aarch64/cpunative/native_cpu_2.c: Ditto. * gcc.target/aarch64/cpunative/native_cpu_3.c: Ditto. * gcc.target/aarch64/cpunative/native_cpu_4.c: Ditto. * gcc.target/aarch64/cpunative/native_cpu_5.c: Ditto. * gcc.target/aarch64/cpunative/native_cpu_6.c: Ditto. * gcc.target/aarch64/cpunative/native_cpu_7.c: Ditto. * gcc.target/aarch64/cpunative/native_cpu_8.c: Ditto. * gcc.target/aarch64/cpunative/native_cpu_9.c: Ditto. * gcc.target/aarch64/cpunative/native_cpu_10.c: Ditto. * gcc.target/aarch64/cpunative/native_cpu_11.c: Ditto. * gcc.target/aarch64/cpunative/native_cpu_12.c: Ditto. * gcc.target/aarch64/cpunative/native_cpu_13.c: Ditto. * gcc.target/aarch64/cpunative/native_cpu_14.c: Ditto. * gcc.target/aarch64/cpunative/native_cpu_15.c: Ditto. * gcc.target/aarch64/cpunative/native_cpu_16.c: Ditto. * gcc.target/aarch64/cpunative/native_cpu_17.c: Ditto. * gcc.target/aarch64/options_set_1.c: Ditto. * gcc.target/aarch64/options_set_2.c: Ditto. * gcc.target/aarch64/options_set_3.c: Ditto. * gcc.target/aarch64/options_set_5.c: Ditto. * gcc.target/aarch64/options_set_6.c: Ditto. * gcc.target/aarch64/options_set_9.c: Ditto. * gcc.target/aarch64/options_set_11.c: Ditto. * gcc.target/aarch64/options_set_12.c: Ditto. * gcc.target/aarch64/options_set_13.c: Ditto. * gcc.target/aarch64/options_set_14.c: Ditto. * gcc.target/aarch64/options_set_15.c: Ditto. * gcc.target/aarch64/options_set_16.c: Ditto. * gcc.target/aarch64/options_set_17.c: Ditto. * gcc.target/aarch64/options_set_18.c: Ditto. * gcc.target/aarch64/options_set_19.c: Ditto. * gcc.target/aarch64/options_set_20.c: Ditto. * gcc.target/aarch64/options_set_21.c: Ditto. * gcc.target/aarch64/options_set_22.c: Ditto. * gcc.target/aarch64/options_set_23.c: Ditto. * gcc.target/aarch64/options_set_24.c: Ditto. * gcc.target/aarch64/options_set_25.c: Ditto. * gcc.target/aarch64/options_set_26.c: Ditto. diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_0.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_0.c index 8499f87c39b173491a89626af56f4e193b1d12b5..fb5a7a18ad1a2d09ac4b231150a1bd9e72d6fab6 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_0.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_0.c @@ -7,6 +7,6 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a\+crc\+dotprod\+crypto} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\+crc\+dotprod\+crypto\n} } } */ /* Test a normal looking procinfo. */ diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_1.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_1.c index 2cf0e89994b1cc0dc9fac67f4dc431c003498048..cb50e3b73057994432cc3ed15e3d5b57c7a3cb7b 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_1.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_1.c @@ -7,6 +7,6 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a\+nosimd} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\+nosimd\n} } } */ /* Test one where fp is on by default so turn off simd. */ diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_10.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_10.c index ddb06b8227576807fe068b76dabed91a0223e4fa..6a524bad371c55fc32698ff0994f4ad431be49ca 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_10.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_10.c @@ -7,6 +7,6 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a\+nofp} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\+nofp\n} } } */ /* Test one with no entry in feature list. */ diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_11.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_11.c index 96b9ca434ebbf007ddaa45d55a8c2b8e7a19a715..644f4792275bdd32a9f84241f0c329b046cbd909 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_11.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_11.c @@ -7,6 +7,6 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a\+sb} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\+sb\n} } } */ /* Test one with a feature name that overlaps with another one. */ diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_12.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_12.c index c3b44adbf6c8a02c5003049eed2ed453587b8ad4..fb34ddf697cc6488d09c9fce66f2494f392248ac 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_12.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_12.c @@ -7,6 +7,6 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a\+ssbs} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\+ssbs\n} } } */ /* Test one where the longer feature overlaps with a shorter one. */ diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_13.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_13.c index 551669091c7010379a4c5247a27c517c4e67ef98..b29d50e1f79f92e45add1627904a695c511aec75 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_13.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_13.c @@ -7,6 +7,6 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a\+crc\+dotprod\+crypto} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\+crc\+dotprod\+crypto\n} } } */ /* Test one with mixed order of feature bits. */ diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_14.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_14.c index 781ab1ebbfb46901ea38cd0063d984e372839ecd..59846f76acf83287230f16c23707dbb450debc3b 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_14.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_14.c @@ -7,6 +7,6 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a\+dotprod} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\+dotprod\n} } } */ /* Test one where valid feature bits are at a boundary > buffer size. */ diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_15.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_15.c index c9205d95b793c27cd61982b9262bbbcc4912ec6d..68a51898eab4348667b5389dc11fd90aa6108f6c 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_15.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_15.c @@ -7,7 +7,7 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a\+sve2-sm4} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\+sve2-sm4\n} } } */ /* Test one where the bounary of buffer size would cut off and leave a valid feature in the first full buffer. e.g. this will cut off at diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_16.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_16.c index 2f963bb2312711691f6f1c5989a100b88671ad52..b3613165a05bf2fd1e93e6d89361ae9969ed62ba 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_16.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_16.c @@ -7,6 +7,6 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a\+crc\+dotprod\+crypto\+sve2} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\+crc\+dotprod\+crypto\+sve2\n} } } */ /* Test a normal looking procinfo. */ diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_17.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_17.c index c68a697aa3e97ef52fd7e90233c5bb4ac8dbddd9..a9dde5ffab1405488d15d58c6420890a1b16e16a 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_17.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_17.c @@ -7,6 +7,6 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a\+crc\+dotprod\+crypto\+sve2} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\+crc\+dotprod\+crypto\+sve2\n} } } */ /* Test a normal looking procinfo. */ diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_18.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_18.c index b5f0a3005f50cbf01edbcb8aefcc3c34aa11207f..10325df4497227a80297a140c9e1d689fccf96ef 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_18.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_18.c @@ -7,7 +7,7 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8.6-a\+crc\+fp16\+aes\+sha3\+rng} } } */ +/* { dg-final { scan-assembler {\.arch armv8.6-a\+crc\+fp16\+aes\+sha3\+rng\+nopauth\n} } } */ /* Test one where the boundary of buffer size would overwrite the last character read when stitching the fgets-calls together. With the diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_2.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_2.c index edbdb56268ea7e18c7eab7a0dd74658fc626527c..cfca02cb147fd306a2475b9284cc83c291b8a1df 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_2.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_2.c @@ -7,6 +7,6 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a\+nofp} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\+nofp\n} } } */ /* Test one where asimd is provided byt no fp. */ diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_3.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_3.c index 50685c297dbd7549ee1ea190dbfdb9dd90f3af12..316ddbd2ab9a4d98e9e8c93a6a193529938b773c 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_3.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_3.c @@ -7,7 +7,7 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\n} } } */ /* Test where asimd and fp are the only ones provided, these are default and so shouldn't emit anything. */ diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_4.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_4.c index 91ae809757a4e31bf946fc27ec33f51001b0d3e8..053dd2b6dbe6974ac72d99007c286dd4e92d4398 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_4.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_4.c @@ -7,6 +7,6 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a\+crypto} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\+crypto\n} } } */ /* Test one where all crypto bits are given so crypto should be enabled. */ diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_5.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_5.c index 84139e58ee0000816c4ea24f27bc28f5f6563bac..49dee9d6abcb360e4d2f80e3a3124b0fc95169e2 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_5.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_5.c @@ -7,6 +7,6 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a\+fp16} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\+fp16\n} } } */ /* Test one where fp16 is available and so should be emitted. */ diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_6.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_6.c index 7608e8845a662219488effcdb8277006dcf457a9..20012beff7b85c14817e38437650d412ab7bb137 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_6.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_6.c @@ -7,7 +7,7 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a\+fp16\+crypto} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\+fp16\+crypto\n} } } */ /* Test one where the feature bits for crypto and fp16 are given in same order as declared in options file. */ diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_7.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_7.c index 72b14b4f6ed0d50a4fc8a35931fbd232b09d2b61..70a7e62fdffc4a908df083505c03a5fde70ce883 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_7.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_7.c @@ -7,7 +7,7 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a\+fp16\+crypto} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\+fp16\+crypto\n} } } */ /* Test one where the crypto and fp16 options are specified in different order from what is in the options file. */ diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_8.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_8.c index 7a5a2144a3973406b9ba7d268029a6940fb0be48..795dd5ff61b39d1bd2778274d1bf204c7cab0237 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_8.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_8.c @@ -7,6 +7,6 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a\+sve} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\+sve\n} } } */ /* Test one where sve is enabled. */ diff --git a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_9.c b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_9.c index 528b5d029f1a21c8388a30120590c1b8d5b4a81f..6b55a739c851e559e3f8f8101b38c1b4b2b41fdc 100644 --- a/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_9.c +++ b/gcc/testsuite/gcc.target/aarch64/cpunative/native_cpu_9.c @@ -7,7 +7,7 @@ int main() return 0; } -/* { dg-final { scan-assembler {\.arch armv8-a\+sve2-sm4} } } */ +/* { dg-final { scan-assembler {\.arch armv8-a\+sve2-sm4\n} } } */ /* Test one here a feature that is a prefix of another is enabled. In this case sve is a prefix to svesm4, but sve2-sm4 should be diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_1.c b/gcc/testsuite/gcc.target/aarch64/options_set_1.c index 40d9a05c905eb07103d3b437b5c1351e8620ab33..dc5eff8c901d3dedc9b063fe02fd709c3ff7561f 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_1.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_1.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler-times {\.arch armv8\.2\-a\+crc} 1 } } */ +/* { dg-final { scan-assembler-times {\.arch armv8\.2\-a\+crc\n} 1 } } */ /* Check to see if crc is output by default. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_11.c b/gcc/testsuite/gcc.target/aarch64/options_set_11.c index d083bfdbd5c4ee0067607d506306a4271542c4d5..e0e82cf514dc5b819f9dd453d0f32c0fc79e9ffe 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_11.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_11.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler {\.arch armv8\.2-a\+crc} } } */ +/* { dg-final { scan-assembler {\.arch armv8\.2-a\+crc\n} } } */ /* FP is default on, no need to pass on to assembler. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_12.c b/gcc/testsuite/gcc.target/aarch64/options_set_12.c index 58a09fda2c1140bd63559f81280f41be5e1a2b17..aef44b3311310289832e258db5267b8822170673 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_12.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_12.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler {\.arch armv8\.2-a\+crc\+fp16} } } */ +/* { dg-final { scan-assembler {\.arch armv8\.2-a\+crc\+fp16\n} } } */ /* fp16 not default, should be emitted. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_13.c b/gcc/testsuite/gcc.target/aarch64/options_set_13.c index 2a517ecb58f87ca5653bb6aac7e2db12a1de0926..b116e08e75b433021e5a93bfeab7671fc48c7f26 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_13.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_13.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler {\.arch armv8\.2-a\+crc\+fp16} } } */ +/* { dg-final { scan-assembler {\.arch armv8\.2-a\+crc\+fp16\n} } } */ /* FP is part of FP16, don't emit it. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_14.c b/gcc/testsuite/gcc.target/aarch64/options_set_14.c index c192bf6cb63661f3d743b8c988ba2162e64c0959..e9fc3e5dc2c3dc85b0182f5562c770b96a91896d 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_14.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_14.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler {\.arch armv8\.2-a\+crc\+fp16fml} } } */ +/* { dg-final { scan-assembler {\.arch armv8\.2-a\+crc\+fp16fml\n} } } */ /* fmp16fml is smallest option to emit. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_15.c b/gcc/testsuite/gcc.target/aarch64/options_set_15.c index 32ec3ea4643197e1bef052777a2717c73bef7d05..999791b9f0d831e7a359ec0cd1dd099068b317aa 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_15.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_15.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler {\.arch armv8\.2-a\+crc\+fp16fml*} } } */ +/* { dg-final { scan-assembler {\.arch armv8\.2-a\+crc\+fp16fml*\n} } } */ /* fp included in fp16fml, only emit latter. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_16.c b/gcc/testsuite/gcc.target/aarch64/options_set_16.c index b45c01a915b99f9be77f206f862a69b4c81d0ff8..477b71c3817902b4577314e65ad87e52efba894c 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_16.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_16.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler {\.arch armv8\.2-a\+crc\+fp16fml} } } */ +/* { dg-final { scan-assembler {\.arch armv8\.2-a\+crc\+fp16fml\n} } } */ /* fp16fml is smallest options to emit. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_17.c b/gcc/testsuite/gcc.target/aarch64/options_set_17.c index c490e1f47a0a7a3adcbb7e96a3974d5651a023e8..8b21e2e1a0a0d4c7daa13fc6c3e4968786474a74 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_17.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_17.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler {\.arch armv8\.2-a\+crc\+dotprod} } } */ +/* { dg-final { scan-assembler {\.arch armv8\.2-a\+crc\+dotprod\n} } } */ /* dotprod needs to be emitted pre armv8.4. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_18.c b/gcc/testsuite/gcc.target/aarch64/options_set_18.c index 61587dbbd63a9803067553f6f5a4bf6ce86c090f..977b41e3e21e600ac0ae1276e127181081dbb26c 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_18.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_18.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc} } } */ +/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc\n} } } */ /* dotprod is default in armv8.4-a, don't emit. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_19.c b/gcc/testsuite/gcc.target/aarch64/options_set_19.c index 72b58126182fa300bf3d065e8a9f18ea9a090438..0b2ec02e5c6b3375b8ff84c29bc6923f7f70cdc8 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_19.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_19.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc} } } */ +/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc\n} } } */ /* fp default, don't emit. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_2.c b/gcc/testsuite/gcc.target/aarch64/options_set_2.c index f82cb5f7823b47d890046d077f2f47f45cb69803..937edc693c2db9661789ff19434b7a09a720d61f 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_2.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_2.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler-times {\.arch armv8\.2\-a\+crc\+crypto} 1 } } */ +/* { dg-final { scan-assembler-times {\.arch armv8\.2\-a\+crc\+crypto\n} 1 } } */ /* Check to see if crc and crypto are maintained if crypto specified. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_20.c b/gcc/testsuite/gcc.target/aarch64/options_set_20.c index b383e0aced2d2a12d8ec4ff021d27361b81356e0..452b48c7291beee3d13373635741398e53b13d31 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_20.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_20.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc\+fp16} } } */ +/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc\+fp16\n} } } */ /* fp16 smallest set to emit. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_21.c b/gcc/testsuite/gcc.target/aarch64/options_set_21.c index 19fcd6fda6e0687ae03eb84ba677b1fc3f438300..f142e70fb51e96e72d7bcd63ca966c674e9cbb57 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_21.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_21.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc\+fp16} } } */ +/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc\+fp16\n} } } */ /* fp16 smallest set to emit. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_22.c b/gcc/testsuite/gcc.target/aarch64/options_set_22.c index 77ae4089f3985917b314d5d548a9b9999ade8a15..04ddd461857a1a6e6a99f5e65ba5ce3bc0784918 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_22.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_22.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc\+fp16} } } */ +/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc\+fp16\n} } } */ /* fp16 smallest set to emit. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_23.c b/gcc/testsuite/gcc.target/aarch64/options_set_23.c index dee637c5d2cba1549861add1d81e697036aed047..81cfe0189e0661eb36ec16cec477c9b1faf10f0a 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_23.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_23.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc\+fp16} } } */ +/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc\+fp16\n} } } */ /* fp16 smallest set to emit. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_24.c b/gcc/testsuite/gcc.target/aarch64/options_set_24.c index 54b0e3d4a8319144c1dd2fc8d736ca359788e738..425cc513eeeb51214ff8359c36902297db7ee238 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_24.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_24.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc\+fp16} } } */ +/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc\+fp16\n} } } */ /* fp16 smallest set to emit. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_25.c b/gcc/testsuite/gcc.target/aarch64/options_set_25.c index a3b2d63c06eb0bb3f1d59a4cdfb08d5918238c0c..5a3c1059301912429afd93a71d48e61a0e6c3fbe 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_25.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_25.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc\+fp16} } } */ +/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc\+fp16\n} } } */ /* fp16 smallest set to emit. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_26.c b/gcc/testsuite/gcc.target/aarch64/options_set_26.c index b383e0aced2d2a12d8ec4ff021d27361b81356e0..452b48c7291beee3d13373635741398e53b13d31 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_26.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_26.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc\+fp16} } } */ +/* { dg-final { scan-assembler {\.arch armv8\.4-a\+crc\+fp16\n} } } */ /* fp16 smallest set to emit. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_3.c b/gcc/testsuite/gcc.target/aarch64/options_set_3.c index 7d350cfa36168a4d3e61357bc192ed5e18cda620..96140e36270d8a7aae3d651ecdf2ae58fb87ff23 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_3.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_3.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler-times {\.arch armv8\.2\-a\+crc\+crypto} 1 } } */ +/* { dg-final { scan-assembler-times {\.arch armv8\.2\-a\+crc\+crypto\n} 1 } } */ /* Check if smallest set is maintained when outputting. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_5.c b/gcc/testsuite/gcc.target/aarch64/options_set_5.c index b4c0901195ede4fe0dd71fbe02a47c35e9dedbbd..028fbc46ef6a05c6587edeb66cd746f97fc6f071 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_5.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_5.c @@ -6,7 +6,7 @@ int main () return 0; } -/* { dg-final { scan-assembler-times {\.arch armv8\.2\-a\+crc\+aes} 1 } } */ +/* { dg-final { scan-assembler-times {\.arch armv8\.2\-a\+crc\+aes\n} 1 } } */ /* Check if turning off feature bits works correctly and grouping is no longer valid. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_6.c b/gcc/testsuite/gcc.target/aarch64/options_set_6.c index 2a1d7fe5b8eaabad485cb4afd7501ea00af81abc..09ebdaa212bd55ed80aee774e650242e3417471d 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_6.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_6.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler-times {\.arch armv8\.2\-a\+crc\+aes} 1 } } */ +/* { dg-final { scan-assembler-times {\.arch armv8\.2\-a\+crc\+aes\n} 1 } } */ /* +crypto turns on +aes and +sha2, but +nosha2 disables +crypto. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_7.c b/gcc/testsuite/gcc.target/aarch64/options_set_7.c index 71a2c8a19058c0ec25546085076503d206129e10..eb5724f74e09f1c2dadb758527d3690c17c1064b 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_7.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_7.c @@ -6,6 +6,6 @@ int main () return 0; } -/* { dg-final { scan-assembler-times {\.arch armv8\.4\-a} 1 } } */ +/* { dg-final { scan-assembler-times {\.arch armv8\.4\-a\+crc\n} 1 } } */ /* Checking if enabling default features drops the superfluous bits. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_8.c b/gcc/testsuite/gcc.target/aarch64/options_set_8.c index 83be1bd7a5c3f2bc8d11a14f2c16415c6a7056f2..a0eacff9ce636123a705028faff940ca9a9bb287 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_8.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_8.c @@ -6,7 +6,7 @@ int main () return 0; } -/* { dg-final { scan-assembler-times {\.arch armv8\.4\-a} 1 } } */ +/* { dg-final { scan-assembler-times {\.arch armv8\.4\-a\+crc\+nodotprod\n} 1 } } */ /* Checking if trying to turn off default features propagates the commandline option. */ diff --git a/gcc/testsuite/gcc.target/aarch64/options_set_9.c b/gcc/testsuite/gcc.target/aarch64/options_set_9.c index e3c7cdc54ffb0616877260c562354496cfdcb688..5052f891b41c0b654f31a7334f44ba389260fec1 100644 --- a/gcc/testsuite/gcc.target/aarch64/options_set_9.c +++ b/gcc/testsuite/gcc.target/aarch64/options_set_9.c @@ -6,7 +6,7 @@ int main () return 0; } -/* { dg-final { scan-assembler-times {\.arch armv8\-a} 1 } } */ +/* { dg-final { scan-assembler-times {\.arch armv8\-a\n} 1 } } */ /* Check that grouping of bits that don't form a synthetic group don't turn on the parent. e.g. rdma turns on simd+fp, but simd+fp does not turn on