From patchwork Tue May 24 08:55:33 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jim Liu X-Patchwork-Id: 1634893 X-Patchwork-Delegate: jh80.chung@samsung.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: bilbo.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20210112 header.b=GrlUWtYb; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de (client-ip=85.214.62.61; helo=phobos.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by bilbo.ozlabs.org (Postfix) with ESMTPS id 4L6p2s3MY6z9sGG for ; Tue, 24 May 2022 18:56:19 +1000 (AEST) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 47C7983D90; Tue, 24 May 2022 10:56:09 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="GrlUWtYb"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 7311A841A5; Tue, 24 May 2022 10:56:06 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_ENVFROM_END_DIGIT, FREEMAIL_FROM,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.2 Received: from mail-pg1-x530.google.com (mail-pg1-x530.google.com [IPv6:2607:f8b0:4864:20::530]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id A9A3A82105 for ; Tue, 24 May 2022 10:56:02 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=jim.t90615@gmail.com Received: by mail-pg1-x530.google.com with SMTP id 31so15787453pgp.8 for ; Tue, 24 May 2022 01:56:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id; bh=vNxJFx71eIw7x7dW1L12d7TK7S+7osxzC2vz7KvWgu8=; b=GrlUWtYbgXcRuYmqbx7nNyRwBf0PRe1xyQKsscnpcAXBzZnk7s9w36C5SWC5UW1SbX SYPeeASZ56so3kc2eYVSsSpT+vPXMggTySiu4+6JLGkvhj+fyWbJEICf6SioT43ozfQX 0oloO+2uPTy8WZSZWfVypasQ2ct3yzblzvQbHH9aSBLnfd9uUYYSZRcVhvTdK8RjTfv+ zkGT97MK1FqbRYTp0auiPv/a0ZxQynZrHJR6HGLKz/b6MznH1ZAlFhWeO9x9/sCwQAoQ SDWdvY9GaP/gXfmrq9sSUNa05hlPt5OV5wgSsoKXFsph5FmRzMH1DjhvzqhnmoKitLDo FW/w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=vNxJFx71eIw7x7dW1L12d7TK7S+7osxzC2vz7KvWgu8=; b=jDOnNtU3/UZgqKhuiE+KOz0SKBPeC5tMiwndC+KS9PIQmGD7jGel9eIOSUTyCDhWiS 8wfzC2MzZ3QZ2rO8bsqWyoSXMRBTVrf4jzebM5+uwgRTHVpOuyQmywc/2JtbLysm4oe9 SPix3lZuGuSVNsACT7dUGs0lfjopLNNVewru2wg5bORyWPQGHGoz6Y3avTc8FuKfjSFR mHOBmqSNWGZpBfcf+7ZdM/H7lvwB+7nQs/8N/5s13yO7w/YFhesmt9MehnRTM+i8rP6u CDaXYIcCKhqtPjzO2WnTj+OafoHhaGCu0rtaIJ0/pdX/jA5sdwu3WedUenzUPnU9Ytch Ancw== X-Gm-Message-State: AOAM5323jWwLq+mOSjB/+A71eIcHEwuQRZ1rb5wa+qbGWKJhmmuxpFPp 6I266rA66c04YVh9MQdcU6U= X-Google-Smtp-Source: ABdhPJwCvKWBlMqhH8HujzexL4dW95JgWYtKyDA6qRN9bVKH5eWTHj53MI6RLpuWefTXO9CNFlulow== X-Received: by 2002:a63:914c:0:b0:3f9:195b:ccb2 with SMTP id l73-20020a63914c000000b003f9195bccb2mr16866953pge.7.1653382560937; Tue, 24 May 2022 01:56:00 -0700 (PDT) Received: from localhost.localdomain ([116.89.141.50]) by smtp.gmail.com with ESMTPSA id s10-20020a65644a000000b003c14af5060asm6071576pgv.34.2022.05.24.01.55.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 24 May 2022 01:56:00 -0700 (PDT) From: Jim Liu X-Google-Original-From: Jim Liu To: JJLIU0@nuvoton.com, YSCHU@nuvoton.com, KWLIU@nuvoton.com, peng.fan@nxp.com, jh80.chung@samsung.com Cc: u-boot@lists.denx.de Subject: [PATCH v2] mmc: nuvoton: Add NPCM7xx mmc driver Date: Tue, 24 May 2022 16:55:33 +0800 Message-Id: <20220524085533.5995-1-JJLIU0@nuvoton.com> X-Mailer: git-send-email 2.17.1 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.5 at phobos.denx.de X-Virus-Status: Clean Add Nuvoton BMC NPCM750 mmc control driver. Signed-off-by: Jim Liu Reviewed-by: Jaehoon Chung --- Changes for v2: - modify kconfig description - use mmc_of_parse - modify U_BOOT_DRIVER and Copyright time --- drivers/mmc/Kconfig | 12 ++++++ drivers/mmc/Makefile | 1 + drivers/mmc/npcm_sdhci.c | 86 ++++++++++++++++++++++++++++++++++++++++ 3 files changed, 99 insertions(+) create mode 100644 drivers/mmc/npcm_sdhci.c diff --git a/drivers/mmc/Kconfig b/drivers/mmc/Kconfig index f04cc44e19..f6a1eb2ac5 100644 --- a/drivers/mmc/Kconfig +++ b/drivers/mmc/Kconfig @@ -607,6 +607,18 @@ config MMC_SDHCI_MV If unsure, say N. +config MMC_SDHCI_NPCM + bool "SDHCI support on Nuvoton NPCM device" + depends on MMC_SDHCI + depends on DM_MMC + help + This selects the Secure Digital Host Controller Interface (SDHCI) + on Nuvoton NPCM device. + + If you have a controller with this interface, say Y here. + + If unsure, say N. + config MMC_SDHCI_PIC32 bool "Microchip PIC32 on-chip SDHCI support" depends on DM_MMC && MACH_PIC32 diff --git a/drivers/mmc/Makefile b/drivers/mmc/Makefile index 9627509302..280da24567 100644 --- a/drivers/mmc/Makefile +++ b/drivers/mmc/Makefile @@ -67,6 +67,7 @@ obj-$(CONFIG_MMC_SDHCI_IPROC) += iproc_sdhci.o obj-$(CONFIG_MMC_SDHCI_KONA) += kona_sdhci.o obj-$(CONFIG_MMC_SDHCI_MSM) += msm_sdhci.o obj-$(CONFIG_MMC_SDHCI_MV) += mv_sdhci.o +obj-$(CONFIG_MMC_SDHCI_NPCM) += npcm_sdhci.o obj-$(CONFIG_MMC_SDHCI_PIC32) += pic32_sdhci.o obj-$(CONFIG_MMC_SDHCI_ROCKCHIP) += rockchip_sdhci.o obj-$(CONFIG_MMC_SDHCI_S5P) += s5p_sdhci.o diff --git a/drivers/mmc/npcm_sdhci.c b/drivers/mmc/npcm_sdhci.c new file mode 100644 index 0000000000..7eb17cce0b --- /dev/null +++ b/drivers/mmc/npcm_sdhci.c @@ -0,0 +1,86 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright (c) 2022 Nuvoton Technology Corp. + */ + +#include +#include +#include +#include +#include + +#define NPCM_SDHC_MIN_FREQ 400000 + +struct npcm_sdhci_plat { + struct mmc_config cfg; + struct mmc mmc; +}; + +static int npcm_sdhci_probe(struct udevice *dev) +{ + struct npcm_sdhci_plat *plat = dev_get_plat(dev); + struct mmc_uclass_priv *upriv = dev_get_uclass_priv(dev); + struct sdhci_host *host = dev_get_priv(dev); + struct udevice *vqmmc_supply; + int vqmmc_uv, ret; + struct clk clk; + + host->name = dev->name; + host->ioaddr = dev_read_addr_ptr(dev); + host->max_clk = dev_read_u32_default(dev, "clock-frequency", 0); + + ret = clk_get_by_index(dev, 0, &clk); + if (!ret && host->max_clk) { + ret = clk_set_rate(&clk, host->max_clk); + if (ret < 0) + return ret; + } + + if (IS_ENABLED(CONFIG_DM_REGULATOR)) { + device_get_supply_regulator(dev, "vqmmc-supply", &vqmmc_supply); + vqmmc_uv = dev_read_u32_default(dev, "vqmmc-microvolt", 0); + /* Set IO voltage */ + if (vqmmc_supply && vqmmc_uv) + regulator_set_value(vqmmc_supply, vqmmc_uv); + } + + host->index = dev_read_u32_default(dev, "index", 0); + ret = mmc_of_parse(dev, &plat->cfg); + if (ret) + return ret; + + host->mmc = &plat->mmc; + host->mmc->priv = host; + host->mmc->dev = dev; + upriv->mmc = host->mmc; + + ret = sdhci_setup_cfg(&plat->cfg, host, 0, NPCM_SDHC_MIN_FREQ); + if (ret) + return ret; + + return sdhci_probe(dev); +} + +static int npcm_sdhci_bind(struct udevice *dev) +{ + struct npcm_sdhci_plat *plat = dev_get_plat(dev); + + return sdhci_bind(dev, &plat->mmc, &plat->cfg); +} + +static const struct udevice_id npcm_mmc_ids[] = { + { .compatible = "nuvoton,npcm750-sdhci" }, + { .compatible = "nuvoton,npcm845-sdhci" }, + { } +}; + +U_BOOT_DRIVER(npcm_sdhci_drv) = { + .name = "npcm_sdhci", + .id = UCLASS_MMC, + .of_match = npcm_mmc_ids, + .ops = &sdhci_ops, + .bind = npcm_sdhci_bind, + .probe = npcm_sdhci_probe, + .priv_auto = sizeof(struct sdhci_host), + .plat_auto = sizeof(struct npcm_sdhci_plat), +};