From patchwork Thu Dec 9 17:22:00 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sumit Gupta X-Patchwork-Id: 1565943 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: bilbo.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256 header.s=selector2 header.b=kjhJmmtD; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=23.128.96.18; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by bilbo.ozlabs.org (Postfix) with ESMTP id 4J917T3hrHz9sRK for ; Fri, 10 Dec 2021 04:22:29 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242777AbhLIR0C (ORCPT ); Thu, 9 Dec 2021 12:26:02 -0500 Received: from mail-dm6nam11on2041.outbound.protection.outlook.com ([40.107.223.41]:56803 "EHLO NAM11-DM6-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S242781AbhLIR0A (ORCPT ); Thu, 9 Dec 2021 12:26:00 -0500 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=m9cUqBWZulZTF895ousaUwPbIJvsI9THsLLc2V2BrEgrMSui8zoUHU9adyRbu6s2ItU/LUci8Y5wMOvU1dpg8oJcfDj2V3ua8HFBovc4LOzU6DITq8Hx/4Gv0q+/QM5u9zd/4uUldCZF7OLOcw0IArODbdLmsWimfBvpSrn2XQv8UTi6mnykjar01z4OHqODZOldjv+asLlH4JH+41Xdf3lAPg6QpqWdyn3vfwLfUIY7Qc1lFofpfExGCovuZBLQpxajm5ueTVQ81Nci2uLtkKLYWaE9SgwYTnDKkmrDUTZl63+Gzk5n2c0fBNf7pCbx07JAxscYGkLwULiTLQd2vA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=XqlYD4lnGLXlOfOdkKznR6ZHYsKduH1W/Um9rhsibAo=; b=QtM+XlXqEDkg6f7pibU4T4SqRd95kM5l/9jtMQor97h3dxl/wVMlHyxP0jsLM9cW4om2qyNu12WlC+/+gH0k6CaY8yMuBoUZISYnSSICRoAoBc2xjm9g+8iRGcbUktKtQtWO8CK2FrAG4rN/M/Rvw/4k2TN8uIbwSXq591kHAACTi3rTQI+Dz0q+J1WhtHolHlleV2ynojJ+Qmj2uv1FGWtEZ2XhSfJtlb7+INJ4E/MMksU4p+AgKA74NgX1QedvvXEvCyXGZFN7up91GrlJJe9iWE0coV4k3B3WkUbOaMPpQjC/gzHtjSrGMatwu59JT/AynddnGSvBb9Mww+Sc/A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 203.18.50.13) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=XqlYD4lnGLXlOfOdkKznR6ZHYsKduH1W/Um9rhsibAo=; b=kjhJmmtDUsHfSCYbh65/08akeiEsI0lmTNPvDMcXii5aAvXDC3ceN2Hcbl/XsgbzremUXZfpIV9nLR9cZAHU/HQT9dHqGjBSeuyxiR8kEEjih7KhMHe6tCJbSTKJam029VXZpyTZfPBrei6GFSZI1fVeomSBk/aA6jiuF5kpJaN4Wkmk1d8Mj1NSOllCiIuBpugBm8doyMlW/LRNVTS/I7UU30wVYXg6WAXiKu8GsFGMOjAhu3sCn8WGKRodAFVDp0eT9hf+vj74oaOmmacZ1f59WEGJuvO7fOGs9z2HmbW2cs3MnAuBpzxSzMrgNwNbgG+s2SxMr5FgisehCgrCmQ== Received: from DM5PR07CA0076.namprd07.prod.outlook.com (2603:10b6:4:ad::41) by BL0PR12MB4868.namprd12.prod.outlook.com (2603:10b6:208:1c4::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4755.14; Thu, 9 Dec 2021 17:22:25 +0000 Received: from DM6NAM11FT021.eop-nam11.prod.protection.outlook.com (2603:10b6:4:ad:cafe::c7) by DM5PR07CA0076.outlook.office365.com (2603:10b6:4:ad::41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4755.17 via Frontend Transport; Thu, 9 Dec 2021 17:22:25 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 203.18.50.13) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 203.18.50.13 as permitted sender) receiver=protection.outlook.com; client-ip=203.18.50.13; helo=mail.nvidia.com; Received: from mail.nvidia.com (203.18.50.13) by DM6NAM11FT021.mail.protection.outlook.com (10.13.173.76) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4755.13 via Frontend Transport; Thu, 9 Dec 2021 17:22:24 +0000 Received: from HQMAIL111.nvidia.com (172.20.187.18) by HKMAIL102.nvidia.com (10.18.16.11) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Thu, 9 Dec 2021 17:22:21 +0000 Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Thu, 9 Dec 2021 17:22:19 +0000 Received: from sumitg-l4t.nvidia.com (172.20.187.6) by mail.nvidia.com (172.20.187.10) with Microsoft SMTP Server id 15.0.1497.18 via Frontend Transport; Thu, 9 Dec 2021 17:22:16 +0000 From: Sumit Gupta To: , , , , , CC: , , , Subject: [Patch Resend v1 2/8] dt-bindings: arm: tegra: Add NVIDIA Tegra194 CBB1.0 binding Date: Thu, 9 Dec 2021 22:52:00 +0530 Message-ID: <20211209172206.17778-3-sumitg@nvidia.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20211209172206.17778-1-sumitg@nvidia.com> References: <20211209172206.17778-1-sumitg@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 07750851-784e-4971-b1e9-08d9bb3877ac X-MS-TrafficTypeDiagnostic: BL0PR12MB4868:EE_ X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:8273; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: a0j0+DVFSwO2KatNhJmQqPg3L4y5Yv6ljVs0RsIdHk/f4y1AhXkIgeEoGcwkjmsAblbwaicUqxoe4mVoz1gDQQMCJo7DWXyDctuToJhSey2sviQaIXC0igI3bEIWuwACTv7aTBemVDht/krqOlhS2EEbqWApGSX8bprDU7NUy2oOtXpBQhl2VvGOVFEIdPyUMIzAB/R4eQlUuGFUPd4/+mKmIQRcfxldtv4KjiSdReWB75W+6UrMTcug7a+5/c4eNPYDi3o2o74HpvxJGiOEnVgjzfXzEPfO54soewKcoGmSlfHs4mi27CMmGFSfpWdBqDQPlg1S+rxgcvgXWwMxkuxjvv6JiBUk5pEtLmLsb7l0BR9qDKLY7Dcw70z7CfkL+8sxBiW7xOVJrpaOh89OOQ3pmEQTePy2fXWfBU0GCv5cCuVajkUe1pLdL29V7aBIjQZScWrc0Ear8pVr58KcI8giriinBOegweQOuBddDdUssjcUxUTLvehBIiXUgxbZhsFjjdW1FkR4x+Zn+jKRkIYhnubt/sVodRfvxDORrRUnyEMgB5HlRPs64lcqRSKhvWxxCGl4oqh2FrcItmdNcYEAebT2kV5pLTXtrFTuUG6l2skKlvLb+m+Fu6UdWBz6nBueS5pT4snb+1sGk7s43LGYUJKuu34tlayRe5ypBUYx9cjXkMH08O1KSNp3+TqIMAUj0E0WzyqFiQmy2WwEl0o0fgm+cqzFnp0BjqM+6grg1WrA5fSfskIvxW2QgeAO31t4XZ+xVurxVUDft3/dOYUIZ6aeUACRByzhC/2NJ5IVp4PwzCDW4i4OW2pJLcmNxtXVS/1SSVegZ3JZ5Ic2pA/sRilxBuG72J2fITYqDe5h+LlSVNUADfk33xd2sFqU6SpsnzHAfJnNUtZNUC3uOmGpvILw9AgXzAuNDBjKluA= X-Forefront-Antispam-Report: CIP:203.18.50.13;CTRY:HK;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:hkhybrid02.nvidia.com;CAT:NONE;SFS:(4636009)(46966006)(36840700001)(40470700001)(8676002)(508600001)(5660300002)(2906002)(8936002)(47076005)(1076003)(26005)(186003)(36756003)(34020700004)(36860700001)(7696005)(2616005)(40460700001)(316002)(86362001)(4326008)(83380400001)(336012)(70586007)(356005)(70206006)(110136005)(107886003)(6666004)(426003)(54906003)(7636003)(82310400004);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Dec 2021 17:22:24.5630 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 07750851-784e-4971-b1e9-08d9bb3877ac X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[203.18.50.13];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: DM6NAM11FT021.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL0PR12MB4868 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add device-tree binding documentation to represent the error handling driver for Control Backbone (CBB) version 1.0 used in Tegra194 SOC. The driver prints debug information about failed transactions due to illegal register accesses on receiving interrupt from CBB. Signed-off-by: Sumit Gupta --- .../arm/tegra/nvidia,tegra194-cbb.yaml | 121 ++++++++++++++++++ 1 file changed, 121 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/tegra/nvidia,tegra194-cbb.yaml diff --git a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra194-cbb.yaml b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra194-cbb.yaml new file mode 100644 index 000000000000..a9b5a1eab909 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra194-cbb.yaml @@ -0,0 +1,121 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- + +$id: "http://devicetree.org/schemas/arm/tegra/tegra19_cbb.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: NVIDIA Tegra194 CBB1.0 Error handling driver device tree bindings + +maintainers: + - Sumit Gupta + +description: |+ + Control Backbone (CBB) comprises of the physical path from an + initiator to a target's register configuration space. + CBB1.0 has multiple hierarchical sub-NOC's (Network-on-Chip) and + connects various initiators and targets using different bridges + like AXIP2P, AXI2APB. + This driver handles errors due to illegal register accesses reported + by the NOC's inside CBB. NOC's reporting errors are cluster NOC's + "AON-NOC, SCE-NOC, RCE-NOC, BPMP-NOC, CV-NOC" and "CBB Central NOC" + which is the main NOC. + + By default, the access issuing initiator is informed about the error + using SError or Data Abort exception unless the ERD (Error Response + Disable) is enabled/set for that initiator. If the ERD is enabled, + then SError or Data Abort is masked and the error is reported with + interrupt. + + - For CCPLEX (CPU Complex) initiator, the driver sets ERD bit. So, + the errors due to illegal accesses from CCPLEX are reported by + interrupts. If ERD is not set, then error is reported by SError. + - For other initiators, the ERD is disabled. So, the access issuing + initiator is informed about the illegal access by Data Abort + exception. In addition, an interrupt is also generated to CCPLEX. + These initiators include all engines using Cortex-R5 (which is + ARMv7 CPU cluster) and engines like TSEC (Security co-processor), + NVDEC (NVIDIA Video Decoder engine) etc which can initiate + transactions. + + The driver prints relevant debug information like Error Code, Error + Description, Master, Address, AXI ID, Cache, Protection, Security + Group etc on receiving error notification. + +properties: + $nodename: + pattern: "^[a-f]+-noc@[0-9a-f]+$" + + compatible: + enum: + - nvidia,tegra194-cbb-noc + - nvidia,tegra194-aon-noc + - nvidia,tegra194-bpmp-noc + - nvidia,tegra194-rce-noc + - nvidia,tegra194-sce-noc + + reg: + maxItems: 1 + + interrupts: + maxItems: 2 + minItems: 2 + items: + - description: non-secure interrupt + - description: secure interrupt + description: + CCPLEX receives secure or nonsecure interrupt depending on error type. + Secure interrupt is received for SEC(firewall) & SLV errors and + Non-secure interrupt is received for TMO & DEC errors. + + nvidia,axi2apb: + $ref: '/schemas/types.yaml#/definitions/phandle' + description: + Specifies the node having all axi2apb bridges which need to be checked + for any error logged in their status register. + + nvidia,apbmisc: + $ref: '/schemas/types.yaml#/definitions/phandle' + description: + Specifies the apbmisc node which need to be used for reading ERD register. + +additionalProperties: true + +examples: + - | + cbb-noc@2300000 { + compatible = "nvidia,tegra194-cbb-noc"; + reg = <0x02300000 0x1000>; + interrupts = , + ; + nvidia,axi2apb = <&axi2apb>; + nvidia,apbmisc = <&apbmisc>; + status = "okay"; + }; + +properties: + $nodename: + const: axi2apb@2390000 + description: AXI2APB bridge + + compatible: + enum: + - nvidia,tegra194-axi2apb-bridge + + reg: + maxItems: 6 + description: Physical base address and length of registers for all bridges + +examples: + - | + axi2apb: axi2apb@2390000 { + compatible = "nvidia,tegra194-axi2apb-bridge"; + reg = <0x02390000 0x1000>, + <0x023A0000 0x1000>, + <0x023B0000 0x1000>, + <0x023C0000 0x1000>, + <0x023D0000 0x1000>, + <0x023E0000 0x1000>; + status = "okay"; + }; +... From patchwork Thu Dec 9 17:22:03 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sumit Gupta X-Patchwork-Id: 1565951 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: bilbo.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256 header.s=selector2 header.b=df7nnSLN; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=23.128.96.18; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by bilbo.ozlabs.org (Postfix) with ESMTP id 4J91806m8Jz9sRK for ; Fri, 10 Dec 2021 04:22:56 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242868AbhLIR03 (ORCPT ); Thu, 9 Dec 2021 12:26:29 -0500 Received: from mail-dm6nam10on2059.outbound.protection.outlook.com ([40.107.93.59]:45153 "EHLO NAM10-DM6-obe.outbound.protection.outlook.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S242814AbhLIR0S (ORCPT ); Thu, 9 Dec 2021 12:26:18 -0500 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=cncFIBpls2tjKyodLUTKxEqYRIB5lxJsvLA0jdjcd1VDzlOSi6sLF0e5XkJ6rrceUT+Xhd+xDdUR+ULLzVlhbviCpl+YVfd7bvIRBtcPps8Noi/bG8skSJXCpqyC3cjnvhSesZH1HMU3kvZRAPvDbwRLsGS3+Ws05gOHfisrmooWaqBdiB4T/7hza/hl4jVkYD1XOkoLgI1/jQdsmdYp1e3YVLNnRrWEjkId+kHYP+MB/LaOx+TFv3G9UQpFTZT4MNiSxfd6xBS0SD7J5m7w5mIH56g4GKkERow2FP7CaT6rK2RQdKFWtmI8crbTKJVe0ER1THEoxd965BR9UHfDMw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ncX1AswxMuuOx5jXmyy5772CT6i1QWbCPWdRhQ4Zfwo=; b=IGNy2LEddBuvmQx5uSGQ9qH+gyf7FWjPz/ZEJjjYj9vC2n3CWyVn6CYGPMVRSv2Ti0xsnWFPX+3DrNQsF1TQSH2SDpByh4jhq5Mx0+gsVRXeTHe3sm9L/lLJiPnc7nG+pm/AvImnUiMAZ2gXGTQPvShnDQXvxlQvn1napy5AI5+FtErzQ+3K5/cbVxRCt+tQ1INlkP/xiPRRu92RyXDrIGLshfVgg9/iSW/pXsosDyOzQn+XqMQYoq4ucCabyx7i843O3+gg1jD9ybnj1gQg31lqqASpY3uclx+jx9mR4xNm5SKbCsXEIgXVGCg2P6uBkmyMT/Um1t9Uh6hfJThAIw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 203.18.50.12) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ncX1AswxMuuOx5jXmyy5772CT6i1QWbCPWdRhQ4Zfwo=; b=df7nnSLNl49gDTiJMyBmQMlxMz2RfltPtYclcPa6u2YNv3JoLtPK6IGxQ/LmFlHfsv3Oq9+Uy25g+TPSDI8c9m3dtDAUkc5UnD1jvQmvJiUbHrMOGeXPXxzFp7jeSTfq6B/xqtS11Fj+7yfU4mQ4CypRIMZgmoXZXPXeB0Ee1L1ANCMf5aCOFqtfr/kaSejNogdMaxEK6Ap6hFxXqeZ7tY56dgek3T32x44hR1Ln3SXmUhvQMJmEKuOMyqIQBAu3SMc1q0CieUpMIxCtwf6uh2jOyvyIZkY3FQqQleohlGg6tEmTzHXdcJ19BEz01RfgK5R6qQtrVqqIb/Qqi4dzqA== Received: from CO2PR05CA0106.namprd05.prod.outlook.com (2603:10b6:104:1::32) by DM6PR12MB4481.namprd12.prod.outlook.com (2603:10b6:5:2af::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4755.20; Thu, 9 Dec 2021 17:22:43 +0000 Received: from CO1NAM11FT008.eop-nam11.prod.protection.outlook.com (2603:10b6:104:1:cafe::4d) by CO2PR05CA0106.outlook.office365.com (2603:10b6:104:1::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4778.11 via Frontend Transport; Thu, 9 Dec 2021 17:22:43 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 203.18.50.12) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 203.18.50.12 as permitted sender) receiver=protection.outlook.com; client-ip=203.18.50.12; helo=mail.nvidia.com; Received: from mail.nvidia.com (203.18.50.12) by CO1NAM11FT008.mail.protection.outlook.com (10.13.175.191) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.4755.13 via Frontend Transport; Thu, 9 Dec 2021 17:22:42 +0000 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HKMAIL101.nvidia.com (10.18.16.10) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Thu, 9 Dec 2021 17:22:29 +0000 Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Thu, 9 Dec 2021 17:22:28 +0000 Received: from sumitg-l4t.nvidia.com (172.20.187.6) by mail.nvidia.com (172.20.187.10) with Microsoft SMTP Server id 15.0.1497.18 via Frontend Transport; Thu, 9 Dec 2021 17:22:26 +0000 From: Sumit Gupta To: , , , , , CC: , , , Subject: [Patch Resend v1 5/8] dt-bindings: arm: tegra: Add NVIDIA Tegra234 CBB2.0 binding Date: Thu, 9 Dec 2021 22:52:03 +0530 Message-ID: <20211209172206.17778-6-sumitg@nvidia.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20211209172206.17778-1-sumitg@nvidia.com> References: <20211209172206.17778-1-sumitg@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 617de5af-abd2-45b3-a80c-08d9bb388278 X-MS-TrafficTypeDiagnostic: DM6PR12MB4481:EE_ X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:6790; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 0JBHFxGOQQM5uSm/JzmX1lfLF69yvbdMEuyBt32G/d6YykR9Z4DOYa/+NRB7zk+WrL4m9mHMojfxHibanKGKArRjwbZav/3HvtFYZaT1P+DfE/EHnfjVuEUgVqjSysiYC4mORMf2pVpBxEkQS4s3eY9YC6PcYG59sR+KlRF7kg8kjxMiYDGxpjQ/A02ZmG7kI1cG61ysu0yiNqwgJI9see3FECZ9385vQAUbZfAAcnR0SoQbLsO4pOKuF5UESsVjF5DtsX8jPyGpn34+fDJlxnJ2K+WYbqv/bgbIl+ERBEkl2ikf+1T7xATy9mn77ZY4+bUQICDpFisu7+AS5kVimi68qstUQjzw3vDtN8PBggkvfHOQtwl+fuaE5Km5eqZ2yQSPT4qsPK6XT23xTq/CnME743jMPcHN6j9by+T0o2AbCooXXtROkfLLicJdGHVnXbRAG3IhGselrO3DG4+Ev9lXGebXQcSWTcajwADINxHV97nucH1NGfZp9E7iz23sx5X7WtWeVKrVYjEzU7SgSrs1Zr2NqOFyza8EqpKsHu0Op7FQkH+RB7qPq6sHUADy1qD6tSkf/qCHQTi4lG1gCSLoTFR90Sgu17G7Ih3vNO19ppj1oqy1/rTQT/EvfZfe042PpPULjTTRZyyhYjfcJrXj2OgPd1Cm9i0vQHlp08X2nzmlwiLYSv/Jy582ClyCTYpBfMeGtXbyJyWfzdWNCNdALW2/qbPwgPGif9ISS6ksB3uNuqHhg3oBL/djH5ioukG9N4d8GNyJ6eax2gZCQJU32UOeuhudHKDi4TrXLyDzrEprbU2WqyM1AnJDXfiFEAvIVulWTDHar/1nMNJb44q7zT36pnrzcxZEwUAaJMz4aOLheiFOcxv6blnzTxczDbrDjgGlkhotg/g7OFTZAX8KMqVk1PkR6+mdRSfJMn8= X-Forefront-Antispam-Report: CIP:203.18.50.12;CTRY:HK;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:hkhybrid01.nvidia.com;CAT:NONE;SFS:(4636009)(36840700001)(46966006)(40470700001)(107886003)(70586007)(83380400001)(336012)(186003)(82310400004)(316002)(7696005)(70206006)(36756003)(8676002)(508600001)(2906002)(6666004)(7636003)(426003)(5660300002)(54906003)(110136005)(40460700001)(1076003)(356005)(47076005)(26005)(4326008)(8936002)(86362001)(2616005)(36860700001)(34020700004);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Dec 2021 17:22:42.7706 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 617de5af-abd2-45b3-a80c-08d9bb388278 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[203.18.50.12];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: CO1NAM11FT008.eop-nam11.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB4481 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add device-tree binding documentation to represent CBB2.0 (Control Backbone) error handling driver. The driver prints debug information about failed transaction on receiving interrupt from CBB2.0. Signed-off-by: Sumit Gupta --- .../arm/tegra/nvidia,tegra234-cbb.yaml | 80 +++++++++++++++++++ 1 file changed, 80 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/tegra/nvidia,tegra234-cbb.yaml diff --git a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra234-cbb.yaml b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra234-cbb.yaml new file mode 100644 index 000000000000..ad8177255e6c --- /dev/null +++ b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra234-cbb.yaml @@ -0,0 +1,80 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- + +$id: "http://devicetree.org/schemas/arm/tegra/tegra23_cbb.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: NVIDIA Tegra CBB2.0 Error handling driver device tree bindings + +maintainers: + - Sumit Gupta + +description: |+ + Control Backbone (CBB) comprises of the physical path from an + initiator to a target's register configuration space. + CBB2.0 consists of multiple sub-blocks connected to each other + to create a topology. + Tegra234 SOC has different fabrics based on CBB2.0 architecture + which include cluster fabrics BPMP, AON, PSC, SCE, RCE, DCE, FSI + and "CBB central fabric". + + In CBB2.0, each initiator which can issue transactions connects to + a Root Master Node (MN) before it connects to any other element of + the fabric. Each Root MN contains a Error Monitor (EM) which detects + and logs error. Interrupts from various EM blocks are collated by + Error Notifier (EN) which is per fabric and presents a single + interrupt from fabric to the SOC interrupt controller. + + The driver handles errors from CBB due to illegal register accesses + and prints debug information about failed transaction on receiving + the interrupt from EN. Debug information includes Error Code, Error + Description, MasterID, Fabric, SlaveID, Address, Cache, Protection, + Security Group etc on receiving error notification. + + If the Error Response Disable (ERD) is set/enabled for an initiator, + then SError or Data abort exception error response is masked and an + interrupt is used for reporting errors due to illegal accesses from + that initiator. The value returned on read failures is '0xFFFFFFFF' + for compatibility with PCIE. + +properties: + $nodename: + pattern: "^[a-f]+-en@[0-9a-f]+$" + + compatible: + enum: + - nvidia,tegra234-aon-fabric + - nvidia,tegra234-bpmp-fabric + - nvidia,tegra234-cbb-fabric + - nvidia,tegra234-dce-fabric + - nvidia,tegra234-rce-fabric + - nvidia,tegra234-sce-fabric + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + items: + - description: secure interrupt from error notifier. + + nvidia,err-notifier-base: + description: address of error notifier inside a fabric. + + nvidia,off-mask-erd: + description: offset of register having ERD bit. + +additionalProperties: true + +examples: + - | + cbb-fabric@1300000 { + compatible = "nvidia,tegra234-cbb-fabric"; + reg = <0x13a00000 0x400000>; + interrupts = ; + nvidia,err-notifier-base = <0 0x60000>; + nvidia,off-mask-erd = <0 0x3a004>; + status = "okay"; + }; +...