From patchwork Fri Oct 29 11:11:43 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michal Simek X-Patchwork-Id: 1548009 X-Patchwork-Delegate: monstr@monstr.eu Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: bilbo.ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=monstr-eu.20210112.gappssmtp.com header.i=@monstr-eu.20210112.gappssmtp.com header.a=rsa-sha256 header.s=20210112 header.b=sr6H+4Sp; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de (client-ip=85.214.62.61; helo=phobos.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Received: from phobos.denx.de (phobos.denx.de [85.214.62.61]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits)) (No client certificate requested) by bilbo.ozlabs.org (Postfix) with ESMTPS id 4Hgfrw5KXKz9sRK for ; Fri, 29 Oct 2021 22:12:00 +1100 (AEDT) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 96EB883390; Fri, 29 Oct 2021 13:11:55 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=fail (p=none dis=none) header.from=xilinx.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=monstr-eu.20210112.gappssmtp.com header.i=@monstr-eu.20210112.gappssmtp.com header.b="sr6H+4Sp"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 7D7D98331B; Fri, 29 Oct 2021 13:11:53 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-1.6 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,SPF_HELO_NONE,SPF_NONE autolearn=no autolearn_force=no version=3.4.2 Received: from mail-ed1-x52c.google.com (mail-ed1-x52c.google.com [IPv6:2a00:1450:4864:20::52c]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 221F183390 for ; Fri, 29 Oct 2021 13:11:48 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=fail (p=none dis=none) header.from=xilinx.com Authentication-Results: phobos.denx.de; spf=none smtp.mailfrom=monstr@monstr.eu Received: by mail-ed1-x52c.google.com with SMTP id s1so37481650edd.3 for ; Fri, 29 Oct 2021 04:11:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=monstr-eu.20210112.gappssmtp.com; s=20210112; h=sender:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=9mPy2Q+wvJg+R547qIfFtKEwFuurx3Ax5z5rQJMeNwY=; b=sr6H+4SpkFCB9TdOpaEyirWV3NUigF0L0zFH5VtvXLPcO9kWySyewLu4XBMfdtRZLm w0FUdDm18x5B5w5YrRJF2qDSIvs9sMsRKMo/muJ59wSPAVAV7tnrY1l54xQwdstDfdSk POwH9TmVM7s6zJmJxevUoqxxhOZ5Z3KwYmiu7dzgLHk4a5Y8Zffjml7IxpVGtsUkpKtK HLcynpawhOMaIHViWv0OsRi9PAJsg6Q6HpClSUKmK4lz4q1GC0tTVJpkjtrPZo7+yWiW SloQ2NlxfDHbrmnKLptlP6sXt5ctfsS7gRHcPbumIM5+GJxIFaY69OphItE61kod2tCA 5Xwg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :mime-version:content-transfer-encoding; bh=9mPy2Q+wvJg+R547qIfFtKEwFuurx3Ax5z5rQJMeNwY=; b=onOimlW2AYY0oj8MGyl29CVRuUDLpo9+UKuu8Fiy1PRmQLAPX5S9myS6zcox9H6DZt rGOSZKkYSJTEElp7niHssJI/xkp59ATrdKzf5ZD5+y7XmaYmfJw96TlIXT/jfUYMBXyN kPWW3yKjKLuHheSputyM64PNIgVZAPQ+TC9+SUrj1en76bASoX33V/b//uLLDjUUJwHt OAeTB08nvk6t/ss83X+r3CzKuOltYF/rIfpG0xq4swQ7458IfvtkFxLW4AavX0A5JI7a AvpFFFXS86N0uw9GgGZFQ3kbDnqIufCGzQKNcXNSsSSc5q+EtfGpeiWFpUSBv1alvYtC IeeA== X-Gm-Message-State: AOAM5326/Lj74rOiu0OEbqf5XD+K3L+2VapQyrnD5ZSCtI4u/JOwDwQm Wq/xMDMU3Y5vDaSWlHz3JSEdv3jhX26QJw== X-Google-Smtp-Source: ABdhPJwlnIRVso25PwEXhDirTKyaqzQrlC0/tryosQbRn3Q3GX013cUP7hv1iuAalF+4MHp8s5xDUw== X-Received: by 2002:a17:906:1c14:: with SMTP id k20mr12802034ejg.22.1635505907492; Fri, 29 Oct 2021 04:11:47 -0700 (PDT) Received: from localhost ([2a02:768:2307:40d6::e05]) by smtp.gmail.com with ESMTPSA id s26sm664711edq.6.2021.10.29.04.11.46 (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Fri, 29 Oct 2021 04:11:47 -0700 (PDT) From: Michal Simek To: u-boot@lists.denx.de, git@xilinx.com Cc: T Karthik Reddy , Bharat Gooty , Hannes Schmelzer , Harm Berntsen , Linus Walleij , Michal Simek , Rayagonda Kokatanur , Sebastian Reichel , Simon Glass , Stefan Roese , Stephan Gerhold , Weijie Gao Subject: [PATCH] zynqmp: gpio: Add support for zynqmp gpio modepin driver Date: Fri, 29 Oct 2021 13:11:43 +0200 Message-Id: <2d802d98fd56d95d764532a33e844d935e0cebb3.1635505900.git.michal.simek@xilinx.com> X-Mailer: git-send-email 2.33.1 MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.34 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.2 at phobos.denx.de X-Virus-Status: Clean From: T Karthik Reddy ZynqMP modepin driver has capability to get/set/check status of modepin gpios. These modepins are accessed using xilinx firmware. In modepin register, [3:0] bits set direction, [7:4] bits read IO, [11:8] bits set/clear IO. Signed-off-by: T Karthik Reddy Signed-off-by: Michal Simek --- MAINTAINERS | 1 + arch/arm/Kconfig | 1 + drivers/gpio/Kconfig | 9 ++ drivers/gpio/Makefile | 1 + drivers/gpio/zynqmp_gpio_modepin.c | 153 +++++++++++++++++++++++++++++ 5 files changed, 165 insertions(+) create mode 100644 drivers/gpio/zynqmp_gpio_modepin.c diff --git a/MAINTAINERS b/MAINTAINERS index 36f076b377f3..d945c23e28ac 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -591,6 +591,7 @@ F: drivers/clk/clk_zynqmp.c F: driver/firmware/firmware-zynqmp.c F: drivers/fpga/zynqpl.c F: drivers/gpio/zynq_gpio.c +F: drivers/gpio/zynqmp_gpio_modepin.c F: drivers/i2c/i2c-cdns.c F: drivers/i2c/muxes/pca954x.c F: drivers/i2c/zynq_i2c.c diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig index 504abca0b717..f9d5234f05ce 100644 --- a/arch/arm/Kconfig +++ b/arch/arm/Kconfig @@ -1190,6 +1190,7 @@ config ARCH_ZYNQMP imply FAT_WRITE imply MP imply DM_USB_GADGET + imply ZYNQMP_GPIO_MODEPIN if DM_GPIO && USB config ARCH_TEGRA bool "NVIDIA Tegra" diff --git a/drivers/gpio/Kconfig b/drivers/gpio/Kconfig index 40abc33772eb..8192ce5f676f 100644 --- a/drivers/gpio/Kconfig +++ b/drivers/gpio/Kconfig @@ -523,4 +523,13 @@ config NOMADIK_GPIO into a number of banks each with 32 GPIOs. The GPIOs for a device are defined in the device tree with one node for each bank. +config ZYNQMP_GPIO_MODEPIN + bool "ZynqMP gpio modepin" + depends on DM_GPIO + help + This config enables the ZynqMP gpio modepin driver. ZynqMP modepin + driver will set and get the status of PS_MODE pins. These modepins + are accessed using xilinx firmware. In modepin register, [3:0] bits + set direction, [7:4] bits read IO, [11:8] bits set/clear IO. + endif diff --git a/drivers/gpio/Makefile b/drivers/gpio/Makefile index 3c851b38c7cc..3eb77f58c11d 100644 --- a/drivers/gpio/Makefile +++ b/drivers/gpio/Makefile @@ -69,3 +69,4 @@ obj-$(CONFIG_NX_GPIO) += nx_gpio.o obj-$(CONFIG_SIFIVE_GPIO) += sifive-gpio.o obj-$(CONFIG_NOMADIK_GPIO) += nmk_gpio.o obj-$(CONFIG_MAX7320_GPIO) += max7320_gpio.o +obj-$(CONFIG_ZYNQMP_GPIO_MODEPIN) += zynqmp_gpio_modepin.o diff --git a/drivers/gpio/zynqmp_gpio_modepin.c b/drivers/gpio/zynqmp_gpio_modepin.c new file mode 100644 index 000000000000..078fd833959a --- /dev/null +++ b/drivers/gpio/zynqmp_gpio_modepin.c @@ -0,0 +1,153 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * ZynqMP GPIO modepin driver + * + * Copyright (C) 2021 Xilinx, Inc. + */ + +#include +#include +#include +#include +#include +#include +#include + +#define OUTEN(pin) (BIT(0) << (pin)) +#define INVAL(pin) (BIT(4) << (pin)) +#define OUTVAL(pin) (BIT(8) << (pin)) + +#define ZYNQMP_CRL_APB_BOOTPIN_CTRL_MASK 0xF0F +#define ZYNQMP_CRL_APB_BOOT_PIN_CTRL (ZYNQMP_CRL_APB_BASEADDR + \ + (0x250U)) + +static int get_gpio_modepin(u32 *ret_payload) +{ + return xilinx_pm_request(PM_MMIO_READ, ZYNQMP_CRL_APB_BOOT_PIN_CTRL, + 0, 0, 0, ret_payload); +} + +static int set_gpio_modepin(int val) +{ + return xilinx_pm_request(PM_MMIO_WRITE, ZYNQMP_CRL_APB_BOOT_PIN_CTRL, + ZYNQMP_CRL_APB_BOOTPIN_CTRL_MASK, + val, 0, NULL); +} + +static int modepin_gpio_direction_input(struct udevice *dev, + unsigned int offset) +{ + return 0; +} + +static int modepin_gpio_set_value(struct udevice *dev, unsigned int offset, + int value) +{ + u32 ret_payload[PAYLOAD_ARG_CNT]; + u32 out_val = 0; + int ret; + + ret = get_gpio_modepin(ret_payload); + if (value) + out_val = OUTVAL(offset) | ret_payload[1]; + else + out_val = ~OUTVAL(offset) & ret_payload[1]; + + return set_gpio_modepin(out_val); +} + +static int modepin_gpio_direction_output(struct udevice *dev, + unsigned int offset, int value) +{ + u32 ret_payload[PAYLOAD_ARG_CNT]; + u32 out_en = 0; + int ret; + + ret = get_gpio_modepin(ret_payload); + if (ret) + return ret; + + if (value) + out_en = OUTEN(offset) | ret_payload[1]; + else + out_en = ~OUTEN(offset) & ret_payload[1]; + + ret = set_gpio_modepin(out_en); + if (ret) + return ret; + + return modepin_gpio_set_value(dev, offset, value); +} + +static int modepin_gpio_xlate(struct udevice *dev, struct gpio_desc *desc, + struct ofnode_phandle_args *args) +{ + desc->offset = args->args[0]; + + return 0; +} + +static int modepin_gpio_get_value(struct udevice *dev, unsigned int offset) +{ + u32 ret_payload[PAYLOAD_ARG_CNT]; + int ret; + + ret = get_gpio_modepin(ret_payload); + if (ret) + return ret; + + return (INVAL(offset) & ret_payload[1]) ? 1 : 0; +} + +static int modepin_gpio_get_function(struct udevice *dev, unsigned int offset) +{ + u32 ret_payload[PAYLOAD_ARG_CNT]; + int ret; + + ret = get_gpio_modepin(ret_payload); + if (ret) + return ret; + + return (OUTEN(offset) & ret_payload[1]) ? GPIOF_OUTPUT : GPIOF_INPUT; +} + +static const struct dm_gpio_ops modepin_gpio_ops = { + .direction_input = modepin_gpio_direction_input, + .direction_output = modepin_gpio_direction_output, + .get_value = modepin_gpio_get_value, + .set_value = modepin_gpio_set_value, + .get_function = modepin_gpio_get_function, + .xlate = modepin_gpio_xlate, +}; + +static int modepin_gpio_probe(struct udevice *dev) +{ + struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev); + const void *label_ptr; + + label_ptr = dev_read_prop(dev, "label", NULL); + if (label_ptr) { + uc_priv->bank_name = strdup(label_ptr); + if (!uc_priv->bank_name) + return -ENOMEM; + } else { + uc_priv->bank_name = dev->name; + } + + uc_priv->gpio_count = 4; + + return 0; +} + +static const struct udevice_id modepin_gpio_ids[] = { + { .compatible = "xlnx,zynqmp-gpio-modepin",}, + { } +}; + +U_BOOT_DRIVER(modepin_gpio) = { + .name = "modepin_gpio", + .id = UCLASS_GPIO, + .ops = &modepin_gpio_ops, + .of_match = modepin_gpio_ids, + .probe = modepin_gpio_probe, +};