From patchwork Fri Sep 24 01:17:30 2021
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
X-Patchwork-Submitter: liuhongt
X-Patchwork-Id: 1531986
Return-Path:
X-Original-To: incoming@patchwork.ozlabs.org
Delivered-To: patchwork-incoming@ozlabs.org
Authentication-Results: ozlabs.org;
dkim=pass (1024-bit key;
unprotected) header.d=gcc.gnu.org header.i=@gcc.gnu.org header.a=rsa-sha256
header.s=default header.b=pcSHhqO/;
dkim-atps=neutral
Authentication-Results: ozlabs.org;
spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org
(client-ip=8.43.85.97; helo=sourceware.org;
envelope-from=gcc-patches-bounces+incoming=patchwork.ozlabs.org@gcc.gnu.org;
receiver=)
Received: from sourceware.org (ip-8-43-85-97.sourceware.org [8.43.85.97])
(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest
SHA256)
(No client certificate requested)
by ozlabs.org (Postfix) with ESMTPS id 4HFvKh24vQz9sxS
for ; Fri, 24 Sep 2021 11:17:58 +1000 (AEST)
Received: from server2.sourceware.org (localhost [IPv6:::1])
by sourceware.org (Postfix) with ESMTP id 7D80A3857C4F
for ; Fri, 24 Sep 2021 01:17:54 +0000 (GMT)
DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 7D80A3857C4F
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org;
s=default; t=1632446274;
bh=Q6lUPUrIs9ufLoMzMLnJInff6Kn+8WWXn8MMYejT17Y=;
h=To:Subject:Date:In-Reply-To:References:List-Id:List-Unsubscribe:
List-Archive:List-Post:List-Help:List-Subscribe:From:Reply-To:
From;
b=pcSHhqO/aZIW54A4ljdQxObWCQUxtn5cGraIcLL5Q+CNQbrL8DPKlYjryDGzF+VPi
jw5m8jTVFyr1YFCoM8gsvmLDd9KNZigCEl5PIQk9JqgfhRv12WSQsL5yv3Icc0LZW4
Og6UJkls77UHU+nI1xV8HM4gGRH8LoxgzGrzSu+Q=
X-Original-To: gcc-patches@gcc.gnu.org
Delivered-To: gcc-patches@gcc.gnu.org
Received: from mga05.intel.com (mga05.intel.com [192.55.52.43])
by sourceware.org (Postfix) with ESMTPS id 0850A3858D29
for ; Fri, 24 Sep 2021 01:17:33 +0000 (GMT)
DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 0850A3858D29
X-IronPort-AV: E=McAfee;i="6200,9189,10116"; a="309534545"
X-IronPort-AV: E=Sophos;i="5.85,318,1624345200"; d="scan'208";a="309534545"
Received: from fmsmga006.fm.intel.com ([10.253.24.20])
by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
23 Sep 2021 18:17:32 -0700
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="5.85,318,1624345200"; d="scan'208";a="702977539"
Received: from scymds01.sc.intel.com ([10.148.94.138])
by fmsmga006.fm.intel.com with ESMTP; 23 Sep 2021 18:17:32 -0700
Received: from shliclel320.sh.intel.com (shliclel320.sh.intel.com
[10.239.236.50]) by scymds01.sc.intel.com
with ESMTP id 18O1HV8a012746; Thu, 23 Sep 2021 18:17:31 -0700
To: gcc-patches@gcc.gnu.org
Subject: [PATCH] [GCC12] Mention Intel AVX512-FP16 and _Float16 support.
Date: Fri, 24 Sep 2021 09:17:30 +0800
Message-Id: <20210924011730.97039-1-hongtao.liu@intel.com>
X-Mailer: git-send-email 2.18.1
In-Reply-To:
References:
X-Spam-Status: No, score=-11.5 required=5.0 tests=BAYES_00, GIT_PATCH_0,
KAM_DMARC_NONE, KAM_DMARC_STATUS, KAM_LAZY_DOMAIN_SECURITY, SPF_HELO_NONE,
SPF_NONE, TXREP autolearn=ham autolearn_force=no version=3.4.4
X-Spam-Checker-Version: SpamAssassin 3.4.4 (2020-01-24) on
server2.sourceware.org
X-BeenThere: gcc-patches@gcc.gnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Gcc-patches mailing list
List-Unsubscribe: ,
List-Archive:
List-Post:
List-Help:
List-Subscribe: ,
X-Patchwork-Original-From: liuhongt via Gcc-patches
From: liuhongt
Reply-To: liuhongt
Errors-To: gcc-patches-bounces+incoming=patchwork.ozlabs.org@gcc.gnu.org
Sender: "Gcc-patches"
Updated, mention _Float16 support.
---
htdocs/gcc-12/changes.html | 13 ++++++++++++-
1 file changed, 12 insertions(+), 1 deletion(-)
diff --git a/htdocs/gcc-12/changes.html b/htdocs/gcc-12/changes.html
index 81f62fe3..f19c6718 100644
--- a/htdocs/gcc-12/changes.html
+++ b/htdocs/gcc-12/changes.html
@@ -165,7 +165,18 @@ a work-in-progress.
-
+IA-32/x86-64
+
+ - New ISA extension support for Intel AVX512-FP16 was added to GCC.
+ AVX512FP16 intrinsics are available via the
-mavx512fp16
+ compiler switch.
+
+ - For both C and C++, The
_Float16
type is supported on
+ x86 systems with SSE2 enabled. Without {-mavx512fp16}
,
+ _Float16
type is storage only, all operations will be
+ emulated by software emulation and the float
instructions.
+
+