From patchwork Thu Oct 15 11:47:24 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Daire McNamara X-Patchwork-Id: 1382572 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=23.128.96.18; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=microchip.com header.i=@microchip.com header.a=rsa-sha256 header.s=mchp header.b=CQhS2sDj; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by ozlabs.org (Postfix) with ESMTP id 4CBndJ2G42z9sTL for ; Thu, 15 Oct 2020 22:49:40 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729007AbgJOLtg (ORCPT ); Thu, 15 Oct 2020 07:49:36 -0400 Received: from esa1.microchip.iphmx.com ([68.232.147.91]:18623 "EHLO esa1.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729356AbgJOLrf (ORCPT ); Thu, 15 Oct 2020 07:47:35 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1602762454; x=1634298454; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version; bh=XdDYKiVtS2/MF8bTkT6DeNUOJrLL++tKx8/25JbaFmo=; b=CQhS2sDjHo1s0XStkCI9jT4n1l/icMbajNvAEcwb1G7T9jQWMVcmPDaK /g0S76gxWUCYoAYx4GKt4pw0vKYc/fYz6IN679YIib6c8Xg1vSMLqSOJK y/YC5sUFA2U30rx/AG1V5l14HvER+T7D3WpHqZfsTRZTrBeSp4dt1IVuG 45+HtBaz4jHUuh1uF6dXErYXtt6j2LOe2HlJdO8gJYRYgg74FJF4quqAD J2JHQwp3g/VaBpdD3ck4mNAf+5ldSyGp7GWK0uUQiaqNKsyHV8JJiPXtk cuiJTVR0vRw+IgihpU76zZ82ky05wPcKBBAXFemi4kC3KrMeXdSOJnDnM Q==; IronPort-SDR: jZYXsXoY7Co+bwHIyfsNwInTW02CO/AAmshaZuU6X/VKH+IDuRpd4WWsTCXtDXACGcEMvU/h4k pWBxCGRZwcSSlH3+b5GNHnbJSLpzxC/B451E1pXxyt6GX30MfdXrZNqK+xLRjhxvBrzlEIFB1t QpUGPsX9V56vufDUgcCG/a/ItR0oZR9VOAtyRLPNS48WNCyLhG4InahSMDPvbrGQfEShTm/eQ4 iCqrWtlmDva5ZrINXs/SjrKAOGDQvdwRkJvR+8jb6ESpt26H5hKduC0s7aSzhoxiiz/wDpQgA+ jyg= X-IronPort-AV: E=Sophos;i="5.77,378,1596524400"; d="scan'208";a="99626784" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa1.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 15 Oct 2020 04:47:34 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Thu, 15 Oct 2020 04:47:34 -0700 Received: from ryzen.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Thu, 15 Oct 2020 04:47:32 -0700 From: To: , , , , , , CC: Daire McNamara Subject: [PATCH v1 1/2] dt-bindings: CLK: microchip: Add Microchip PolarFire host binding Date: Thu, 15 Oct 2020 12:47:24 +0100 Message-ID: <20201015114725.23137-2-daire.mcnamara@microchip.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20201015114725.23137-1-daire.mcnamara@microchip.com> References: <20201015114725.23137-1-daire.mcnamara@microchip.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Daire McNamara Add device tree bindings for the Microchip PolarFire system clock controller Signed-off-by: Daire McNamara --- .../bindings/clock/microchip,pfsoc.yaml | 70 +++++++++++++++++++ 1 file changed, 70 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/microchip,pfsoc.yaml diff --git a/Documentation/devicetree/bindings/clock/microchip,pfsoc.yaml b/Documentation/devicetree/bindings/clock/microchip,pfsoc.yaml new file mode 100644 index 000000000000..c833e7b6a7cd --- /dev/null +++ b/Documentation/devicetree/bindings/clock/microchip,pfsoc.yaml @@ -0,0 +1,70 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/microchip,pfsoc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip PolarFire Clock Control Module Binding + +maintainers: + - Daire McNamara + +description: | + Microchip PolarFire clock control is an integrated clock controller, which + generates clocks and supplies to all peripherals. + +properties: + compatible: + const: microchip,pfsoc-clkcfg + + reg: + maxItems: 1 + + clocks: + items: + - description: reference clock input + + clock-names: + items: + - const: ref_clk + + '#clock-cells': + const: 1 + description: | + The clock consumer should specify the desired clock by having the clock + ID in its "clocks" phandle cell. See include/dt-bindings/clock/microchip,pfsoc-clock.h + for the full list of PolarFire clock IDs. + +required: + - compatible + - reg + - clocks + - clock-names + - '#clock-cells' + +examples: + # Clock Config node: + - | + soc { + #address-cells = <2>; + #size-cells = <2>; + clkcfg: clock-controller@20002000 { + compatible = "microchip,pfsoc-clkcfg"; + reg = <0x0 0x20002000 0x0 0x1000>; + reg-names = "mss_sysreg"; + clocks = <&ref_clk 0>; + clock-names = "ref_clk"; + #clock-cells = <1>; + clock-output-names = "cpu", "axi", "ahb", "envm", "mac0", "mac1", "mmc", "timer", "mmuart0", "mmuart1", "mmuart2", "mmuart3", "mmuart4", "spi0", "spi1", "i2c0", "i2c1", "can0", "can1", "usb", "rtc", "qspi", "gpio0", "gpio1", "gpio2", "ddrc", "fic0", "fic1", "fic2", "fic3", "athena", "cfm"; + }; + }; + + # Required external clocks for Clock Control Module node: + - | + refclk: refclk { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <600000000>; + clock-output-names = "msspllclk"; + }; +... From patchwork Thu Oct 15 11:47:25 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Daire McNamara X-Patchwork-Id: 1382573 Return-Path: X-Original-To: incoming-dt@patchwork.ozlabs.org Delivered-To: patchwork-incoming-dt@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org (client-ip=23.128.96.18; helo=vger.kernel.org; envelope-from=devicetree-owner@vger.kernel.org; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=quarantine dis=none) header.from=microchip.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=microchip.com header.i=@microchip.com header.a=rsa-sha256 header.s=mchp header.b=p99lB0S2; dkim-atps=neutral Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by ozlabs.org (Postfix) with ESMTP id 4CBndK35WMz9sV1 for ; Thu, 15 Oct 2020 22:49:41 +1100 (AEDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729356AbgJOLtg (ORCPT ); Thu, 15 Oct 2020 07:49:36 -0400 Received: from esa1.microchip.iphmx.com ([68.232.147.91]:18635 "EHLO esa1.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729804AbgJOLrj (ORCPT ); Thu, 15 Oct 2020 07:47:39 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1602762458; x=1634298458; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version; bh=8esbq2lP3aP7YuzMMXj/JGTQ5HjZJWfbShrtrn2sZ8A=; b=p99lB0S21oncg5fZPDZcjoWK2ycYHzzCWIPx4SNUCgmKyTmcCaflw6Y+ /ARGY76eL24YQMyouwfPDeGu6nrhT1sUfQM0OXb1ioRxoZRBIWIdjBCGD hSRbTJDB1/rPPdEWKRHNttLIei/wXLOBX2X5yocGZtbI7rbSNVxg0AbOU Ku60cSDQ29vNXNRihoSFHm2D5DPc7kSPYn1X/+tdlDEuaOFExABQPpOX2 daWXD/QEt9oCbNMcBY6SsVfFFG5PVkfanS0ymMSMFvHQQ0N3SAaTxKo97 aBzjjoUKXiUuDmTRv6v8SyOHpSGNlIPQB8I8Dfrk8u4cLIkY57wnhyW8I Q==; IronPort-SDR: 6aXz0kU9GmusTlfRcVqji5QTYF34It92gipKUJ335xBSStd4W+maMOK8G/BD+NTGd7hzoogH07 QaX1LZSAcdYJ9ZgLyEZSRtCV8XG4QWwvQjTlA7un7SjEiThbtulaqMelbQOmy8rvB6C/olaMSS uoIziFCa+bFB0a9x2+hqnZ62jrdqSx5SHKlYuKKgfZSJWG+S3kbTzpskhxY8GWiHkyQrVlnfgm twXjYktIMtoC7jJhQ/gK3yDcC85k/+Ev3DXJSLd6VG4skk7dZyXK23rJ+Sv4k0KNgbnDYTXMdv Go0= X-IronPort-AV: E=Sophos;i="5.77,378,1596524400"; d="scan'208";a="99626793" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa1.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 15 Oct 2020 04:47:37 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Thu, 15 Oct 2020 04:47:37 -0700 Received: from ryzen.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Thu, 15 Oct 2020 04:47:36 -0700 From: To: , , , , , , CC: Daire McNamara Subject: [PATCH v1 2/2] CLK: microchip: Add driver for Microchip PolarFire SoC Date: Thu, 15 Oct 2020 12:47:25 +0100 Message-ID: <20201015114725.23137-3-daire.mcnamara@microchip.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20201015114725.23137-1-daire.mcnamara@microchip.com> References: <20201015114725.23137-1-daire.mcnamara@microchip.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Daire McNamara Add support for clock configuration on Microchip PolarFire SoC Signed-off-by: Daire McNamara --- drivers/clk/Kconfig | 5 + drivers/clk/Makefile | 1 + drivers/clk/microchip/Makefile | 1 + drivers/clk/microchip/clk-pfsoc.c | 424 ++++++++++++++++++ .../dt-bindings/clock/microchip,pfsoc-clock.h | 45 ++ 5 files changed, 476 insertions(+) create mode 100644 drivers/clk/microchip/clk-pfsoc.c create mode 100644 include/dt-bindings/clock/microchip,pfsoc-clock.h diff --git a/drivers/clk/Kconfig b/drivers/clk/Kconfig index 4026fac9fac3..5ba96ba3028a 100644 --- a/drivers/clk/Kconfig +++ b/drivers/clk/Kconfig @@ -359,6 +359,11 @@ config COMMON_CLK_FIXED_MMIO help Support for Memory Mapped IO Fixed clocks +config MCHP_CLK_PFSOC + bool "Clk driver for PolarFire SoC" + help + Supports Clock Configuration for PolarFire SoC + source "drivers/clk/actions/Kconfig" source "drivers/clk/analogbits/Kconfig" source "drivers/clk/baikal-t1/Kconfig" diff --git a/drivers/clk/Makefile b/drivers/clk/Makefile index da8fcf147eb1..a3d4ad288053 100644 --- a/drivers/clk/Makefile +++ b/drivers/clk/Makefile @@ -91,6 +91,7 @@ obj-$(CONFIG_MACH_LOONGSON32) += loongson1/ obj-y += mediatek/ obj-$(CONFIG_ARCH_MESON) += meson/ obj-$(CONFIG_MACH_PIC32) += microchip/ +obj-$(CONFIG_MCHP_CLK_PFSOC) += microchip/ ifeq ($(CONFIG_COMMON_CLK), y) obj-$(CONFIG_ARCH_MMP) += mmp/ endif diff --git a/drivers/clk/microchip/Makefile b/drivers/clk/microchip/Makefile index f34b247e870f..55156dd15596 100644 --- a/drivers/clk/microchip/Makefile +++ b/drivers/clk/microchip/Makefile @@ -1,3 +1,4 @@ # SPDX-License-Identifier: GPL-2.0-only obj-$(CONFIG_COMMON_CLK_PIC32) += clk-core.o obj-$(CONFIG_PIC32MZDA) += clk-pic32mzda.o +obj-$(CONFIG_MCHP_CLK_PFSOC) += clk-pfsoc.o diff --git a/drivers/clk/microchip/clk-pfsoc.c b/drivers/clk/microchip/clk-pfsoc.c new file mode 100644 index 000000000000..affd023ef084 --- /dev/null +++ b/drivers/clk/microchip/clk-pfsoc.c @@ -0,0 +1,424 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Daire McNamara, + * Copyright (C) 2020 Microchip Technology Inc. All rights reserved. + */ +#include +#include +#include +#include +#include + +/* address offset of control registers */ +#define REG_CLOCK_CONFIG_CR 0x08u +#define REG_SUBBLK_CLOCK_CR 0x84u +#define REG_SUBBLK_RESET_CR 0x88u + +/* + * pfsoc_clk_lock prevents anything else from writing to the + * pfsoc clk block while a software locked register is being written. + */ +static DEFINE_SPINLOCK(pfsoc_clk_lock); + +static struct clk_parent_data pfsoc_cfg_parent[] = { + { .fw_name = "msspllclk", .name = "msspllclk" }, +}; + +struct pfsoc_clock_data { + void __iomem *reg; + struct clk_hw_onecell_data hw_data; +}; + +static const struct clk_div_table pfsoc_div_cpu_axi_table[] = { + { 0, 1 }, { 1, 2 }, { 2, 4 }, { 3, 8 }, + { 0, 0 } +}; + +static const struct clk_div_table pfsoc_div_ahb_table[] = { + { 1, 2 }, { 2, 4}, { 3, 8 }, + { 0, 0 } +}; + +struct pfsoc_cfg_clock { + unsigned int id; + const char *name; + u8 shift; + u8 width; + const struct clk_div_table *table; + unsigned long flags; +}; + +struct pfsoc_cfg_hw_clock { + struct pfsoc_cfg_clock cfg; + void __iomem *sys_base; + /* lock is used to prevent multiple writes */ + spinlock_t *lock; + struct clk_hw hw; + struct clk_init_data init; +}; + +#define to_pfsoc_cfg_clk(_hw) container_of(_hw, struct pfsoc_cfg_hw_clock, hw) + +static unsigned long pfsoc_cfg_clk_recalc_rate(struct clk_hw *hw, unsigned long prate) +{ + struct pfsoc_cfg_hw_clock *cfg_hw = to_pfsoc_cfg_clk(hw); + struct pfsoc_cfg_clock *cfg = &cfg_hw->cfg; + void __iomem *base_addr = cfg_hw->sys_base; + unsigned long rate; + u32 val; + + val = readl_relaxed(base_addr + REG_CLOCK_CONFIG_CR) >> cfg->shift; + val &= clk_div_mask(cfg->width); + rate = prate / (1u << val); + + return rate; +} + +static long pfsoc_cfg_clk_round_rate(struct clk_hw *hw, unsigned long rate, unsigned long *prate) +{ + struct pfsoc_cfg_hw_clock *cfg_hw = to_pfsoc_cfg_clk(hw); + struct pfsoc_cfg_clock *cfg = &cfg_hw->cfg; + + return divider_round_rate(hw, rate, prate, cfg->table, cfg->width, cfg->flags); +} + +static int pfsoc_cfg_clk_set_rate(struct clk_hw *hw, unsigned long rate, unsigned long prate) +{ + struct pfsoc_cfg_hw_clock *cfg_hw = to_pfsoc_cfg_clk(hw); + struct pfsoc_cfg_clock *cfg = &cfg_hw->cfg; + void __iomem *base_addr = cfg_hw->sys_base; + unsigned long flags = 0; + u32 divider_setting, val; + + divider_setting = divider_get_val(rate, prate, cfg->table, cfg->width, cfg_hw->cfg.flags); + + if (divider_setting < 0) + return divider_setting; + + if (cfg_hw->lock) + spin_lock_irqsave(cfg_hw->lock, flags); + else + __acquire(cfg_hw->lock); + + val = readl_relaxed(base_addr + REG_CLOCK_CONFIG_CR); + val &= ~(clk_div_mask(cfg->width) << cfg_hw->cfg.shift); + val |= divider_setting << cfg->shift; + writel_relaxed(val, base_addr + REG_CLOCK_CONFIG_CR); + + if (cfg_hw->lock) + spin_unlock_irqrestore(cfg_hw->lock, flags); + else + __release(cfg_hw->lock); + + return 0; +} + +static const struct clk_ops pfsoc_clk_cfg_ops = { + .recalc_rate = pfsoc_cfg_clk_recalc_rate, + .round_rate = pfsoc_cfg_clk_round_rate, + .set_rate = pfsoc_cfg_clk_set_rate, +}; + +#define CLK_CFG(_id, _name, _parent, _shift, _width, _table, _flags) { \ + .cfg.id = _id, \ + .cfg.name = _name, \ + .cfg.shift = _shift, \ + .cfg.width = _width, \ + .cfg.table = _table, \ + .hw.init = CLK_HW_INIT_PARENTS_DATA(_name, _parent, &pfsoc_clk_cfg_ops, \ + _flags), \ + } + +static struct pfsoc_cfg_hw_clock pfsoc_cfg_clks[] = { + CLK_CFG(CLK_CPU, "clk_cpu", pfsoc_cfg_parent, 0, 2, pfsoc_div_cpu_axi_table, 0), + CLK_CFG(CLK_AXI, "clk_axi", pfsoc_cfg_parent, 2, 2, pfsoc_div_cpu_axi_table, 0), + CLK_CFG(CLK_AHB, "clk_ahb", pfsoc_cfg_parent, 4, 2, pfsoc_div_ahb_table, 0), +}; + +#define CPU_PARENT pfsoc_cfg_clks[0].hw +#define AXI_PARENT pfsoc_cfg_clks[1].hw +#define AHB_PARENT pfsoc_cfg_clks[2].hw + +static void pfsoc_clk_unregister_cfg(struct device *dev, struct clk_hw *hw) +{ + struct pfsoc_cfg_hw_clock *cfg_hw = to_pfsoc_cfg_clk(hw); + + devm_clk_hw_unregister(dev, hw); + kfree(cfg_hw); +} + +static struct clk_hw *pfsoc_clk_register_cfg(struct device *dev, + struct pfsoc_cfg_hw_clock *cfg_hw, + void __iomem *sys_base) +{ + struct clk_hw *hw; + int err; + + cfg_hw->sys_base = sys_base; + cfg_hw->lock = &pfsoc_clk_lock; + + hw = &cfg_hw->hw; + err = devm_clk_hw_register(dev, hw); + if (err) + return ERR_PTR(err); + + return hw; +} + +static int pfsoc_clk_register_cfgs(struct device *dev, struct pfsoc_cfg_hw_clock *cfg_hws, + int num_clks, struct pfsoc_clock_data *data) +{ + struct clk_hw *hw; + void __iomem *sys_base = data->reg; + unsigned int i, id; + + for (i = 0; i < num_clks; i++) { + struct pfsoc_cfg_hw_clock *cfg_hw = &cfg_hws[i]; + + hw = pfsoc_clk_register_cfg(dev, cfg_hw, sys_base); + if (IS_ERR(hw)) { + pr_err("%s: failed to register clock %s\n", __func__, + cfg_hw->cfg.name); + goto err_clk; + } + + id = cfg_hws[i].cfg.id; + data->hw_data.hws[id] = hw; + } + + return 0; + +err_clk: + while (i--) + pfsoc_clk_unregister_cfg(dev, data->hw_data.hws[cfg_hws[i].cfg.id]); + + return PTR_ERR(hw); +} + +struct pfsoc_periph_clock { + unsigned int id; + const char *name; + u8 shift; + unsigned long flags; +}; + +struct pfsoc_periph_hw_clock { + struct pfsoc_periph_clock periph; + void __iomem *sys_base; + /* lock is used to prevent multiple writes */ + spinlock_t *lock; + struct clk_hw hw; +}; + +#define to_pfsoc_periph_clk(_hw) container_of(_hw, struct pfsoc_periph_hw_clock, hw) + +static int pfsoc_periph_clk_enable(struct clk_hw *hw) +{ + struct pfsoc_periph_hw_clock *periph_hw = to_pfsoc_periph_clk(hw); + struct pfsoc_periph_clock *periph = &periph_hw->periph; + void __iomem *base_addr = periph_hw->sys_base; + u32 reg, val; + + reg = readl_relaxed(base_addr + REG_SUBBLK_RESET_CR); + val = reg & ~(1u << periph->shift); + writel_relaxed(val, base_addr + REG_SUBBLK_RESET_CR); + + reg = readl_relaxed(base_addr + REG_SUBBLK_CLOCK_CR); + val = reg | (1u << periph->shift); + writel_relaxed(val, base_addr + REG_SUBBLK_CLOCK_CR); + + return 0; +} + +static void pfsoc_periph_clk_disable(struct clk_hw *hw) +{ + struct pfsoc_periph_hw_clock *periph_hw = to_pfsoc_periph_clk(hw); + struct pfsoc_periph_clock *periph = &periph_hw->periph; + void __iomem *base_addr = periph_hw->sys_base; + u32 reg, val; + + reg = readl_relaxed(base_addr + REG_SUBBLK_RESET_CR); + val = reg | (1u << periph->shift); + writel_relaxed(val, base_addr + REG_SUBBLK_RESET_CR); + + reg = readl_relaxed(base_addr + REG_SUBBLK_CLOCK_CR); + val = reg & ~(1u << periph->shift); + writel_relaxed(val, base_addr + REG_SUBBLK_CLOCK_CR); +} + +static int pfsoc_periph_clk_is_enabled(struct clk_hw *hw) +{ + struct pfsoc_periph_hw_clock *periph_hw = to_pfsoc_periph_clk(hw); + struct pfsoc_periph_clock *periph = &periph_hw->periph; + void __iomem *base_addr = periph_hw->sys_base; + u32 reg; + + reg = readl_relaxed(base_addr + REG_SUBBLK_RESET_CR); + if ((reg & (1u << periph->shift)) == 0u) { + reg = readl_relaxed(base_addr + REG_SUBBLK_CLOCK_CR); + if (reg & (1u << periph->shift)) + return 1; + } + + return 0; +} + +static unsigned long pfsoc_periph_clk_recalc_rate(struct clk_hw *hw, unsigned long prate) +{ + return prate; +} + +static const struct clk_ops pfsoc_periph_clk_ops = { + .enable = pfsoc_periph_clk_enable, + .disable = pfsoc_periph_clk_disable, + .is_enabled = pfsoc_periph_clk_is_enabled, + .recalc_rate = pfsoc_periph_clk_recalc_rate, +}; + +#define CLK_PERIPH(_id, _name, _parent, _shift, _flags) { \ + .periph.id = _id, \ + .periph.name = _name, \ + .periph.shift = _shift, \ + .hw.init = CLK_HW_INIT_HW(_name, _parent, &pfsoc_periph_clk_ops, \ + _flags), \ + } + +static struct pfsoc_periph_hw_clock pfsoc_periph_clks[] = { + CLK_PERIPH(CLK_ENVM, "clk_periph_envm", &AHB_PARENT, 0, CLK_IS_CRITICAL), + CLK_PERIPH(CLK_MAC0, "clk_periph_mac0", &AHB_PARENT, 1, 0), + CLK_PERIPH(CLK_MAC1, "clk_periph_mac1", &AHB_PARENT, 2, 0), + CLK_PERIPH(CLK_MMC, "clk_periph_mmc", &AHB_PARENT, 3, 0), + CLK_PERIPH(CLK_TIMER, "clk_periph_timer", &AHB_PARENT, 4, 0), + CLK_PERIPH(CLK_MMUART0, "clk_periph_mmuart0", &AHB_PARENT, 5, 0), + CLK_PERIPH(CLK_MMUART1, "clk_periph_mmuart1", &AHB_PARENT, 6, 0), + CLK_PERIPH(CLK_MMUART2, "clk_periph_mmuart2", &AHB_PARENT, 7, 0), + CLK_PERIPH(CLK_MMUART3, "clk_periph_mmuart3", &AHB_PARENT, 8, 0), + CLK_PERIPH(CLK_MMUART4, "clk_periph_mmuart4", &AHB_PARENT, 9, 0), + CLK_PERIPH(CLK_SPI0, "clk_periph_spi0", &AHB_PARENT, 10, 0), + CLK_PERIPH(CLK_SPI1, "clk_periph_spi1", &AHB_PARENT, 11, 0), + CLK_PERIPH(CLK_I2C0, "clk_periph_i2c0", &AHB_PARENT, 12, 0), + CLK_PERIPH(CLK_I2C1, "clk_periph_i2c1", &AHB_PARENT, 13, 0), + CLK_PERIPH(CLK_CAN0, "clk_periph_can0", &AHB_PARENT, 14, 0), + CLK_PERIPH(CLK_CAN1, "clk_periph_can1", &AHB_PARENT, 15, 0), + CLK_PERIPH(CLK_USB, "clk_periph_usb", &AHB_PARENT, 16, 0), + CLK_PERIPH(CLK_RTC, "clk_periph_rtc", &AHB_PARENT, 18, 0), + CLK_PERIPH(CLK_QSPI, "clk_periph_qspi", &AHB_PARENT, 19, 0), + CLK_PERIPH(CLK_GPIO0, "clk_periph_gpio0", &AHB_PARENT, 20, 0), + CLK_PERIPH(CLK_GPIO1, "clk_periph_gpio1", &AHB_PARENT, 21, 0), + CLK_PERIPH(CLK_GPIO2, "clk_periph_gpio2", &AHB_PARENT, 22, 0), + CLK_PERIPH(CLK_DDRC, "clk_periph_ddrc", &AHB_PARENT, 23, CLK_IS_CRITICAL), + CLK_PERIPH(CLK_FIC0, "clk_periph_fic0", &AHB_PARENT, 24, 0), + CLK_PERIPH(CLK_FIC1, "clk_periph_fic1", &AHB_PARENT, 25, 0), + CLK_PERIPH(CLK_FIC2, "clk_periph_fic2", &AHB_PARENT, 26, 0), + CLK_PERIPH(CLK_FIC3, "clk_periph_fic3", &AHB_PARENT, 27, 0), + CLK_PERIPH(CLK_ATHENA, "clk_periph_athena", &AHB_PARENT, 28, 0), + CLK_PERIPH(CLK_CFM, "clk_periph_cfm", &AHB_PARENT, 29, 0), +}; + +static void pfsoc_clk_unregister_periph(struct device *dev, struct clk_hw *hw) +{ + struct pfsoc_periph_hw_clock *periph_hw = to_pfsoc_periph_clk(hw); + + devm_clk_hw_unregister(dev, hw); + kfree(periph_hw); +} + +static struct clk_hw *pfsoc_clk_register_periph(struct device *dev, + struct pfsoc_periph_hw_clock *periph_hw, + void __iomem *sys_base) +{ + struct clk_hw *hw; + int err; + + periph_hw->sys_base = sys_base; + periph_hw->lock = &pfsoc_clk_lock; + + hw = &periph_hw->hw; + err = devm_clk_hw_register(dev, hw); + if (err) + return ERR_PTR(err); + + return hw; +} + +static int pfsoc_clk_register_periphs(struct device *dev, struct pfsoc_periph_hw_clock *periph_hws, + int num_clks, struct pfsoc_clock_data *data) +{ + struct clk_hw *hw; + void __iomem *sys_base = data->reg; + unsigned int i, id; + + for (i = 0; i < num_clks; i++) { + struct pfsoc_periph_hw_clock *periph_hw = &periph_hws[i]; + + hw = pfsoc_clk_register_periph(dev, periph_hw, sys_base); + if (IS_ERR(hw)) { + pr_err("%s: failed to register clock %s\n", __func__, + periph_hw->periph.name); + goto err_clk; + } + + id = periph_hws[i].periph.id; + data->hw_data.hws[id] = hw; + } + + return 0; + +err_clk: + while (i--) + pfsoc_clk_unregister_periph(dev, data->hw_data.hws[periph_hws[i].periph.id]); + + return PTR_ERR(hw); +} + +static int pfsoc_clk_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct pfsoc_clock_data *clk_data; + struct resource *res; + int num_clks; + int ret; + + num_clks = ARRAY_SIZE(pfsoc_cfg_clks) + ARRAY_SIZE(pfsoc_periph_clks); + + clk_data = devm_kzalloc(dev, struct_size(clk_data, hw_data.hws, num_clks), GFP_KERNEL); + if (!clk_data) + return -ENOMEM; + + res = platform_get_resource(pdev, IORESOURCE_MEM, 0); + clk_data->reg = devm_ioremap_resource(dev, res); + + clk_data->hw_data.num = num_clks; + + pfsoc_clk_register_cfgs(dev, pfsoc_cfg_clks, ARRAY_SIZE(pfsoc_cfg_clks), clk_data); + + pfsoc_clk_register_periphs(dev, pfsoc_periph_clks, ARRAY_SIZE(pfsoc_periph_clks), clk_data); + + ret = devm_of_clk_add_hw_provider(dev, of_clk_hw_onecell_get, &clk_data->hw_data); + + if (ret == 0) + dev_info(dev, "registered PFSOC core clocks\n"); + else + dev_err(dev, "failed to register PFSOC core clocks\n"); + + return ret; +} + +static const struct of_device_id pfsoc_of_match[] = { + { .compatible = "microchip,pfsoc-clkcfg", }, + {} +}; + +static struct platform_driver pfsoc_clk_driver = { + .probe = pfsoc_clk_probe, + .driver = { + .name = "microchip-pfsoc-clkcfg", + .of_match_table = pfsoc_of_match, + }, +}; + +static int __init clk_pfsoc_init(void) +{ + return platform_driver_register(&pfsoc_clk_driver); +} +core_initcall(clk_pfsoc_init); diff --git a/include/dt-bindings/clock/microchip,pfsoc-clock.h b/include/dt-bindings/clock/microchip,pfsoc-clock.h new file mode 100644 index 000000000000..c9d8e4f6b963 --- /dev/null +++ b/include/dt-bindings/clock/microchip,pfsoc-clock.h @@ -0,0 +1,45 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Daire McNamara, + * Copyright (C) 2020 Microchip Technology Inc. All rights reserved. + */ + +#ifndef _DT_BINDINGS_CLK_MICROCHIP_PFSOC_H_ +#define _DT_BINDINGS_CLK_MICROCHIP_PFSOC_H_ + +#define CLK_CPU 0 +#define CLK_AXI 1 +#define CLK_AHB 2 + +#define CLK_ENVM 0 +#define CLK_MAC0 1 +#define CLK_MAC1 2 +#define CLK_MMC 3 +#define CLK_TIMER 4 +#define CLK_MMUART0 5 +#define CLK_MMUART1 6 +#define CLK_MMUART2 7 +#define CLK_MMUART3 8 +#define CLK_MMUART4 9 +#define CLK_SPI0 10 +#define CLK_SPI1 11 +#define CLK_I2C0 12 +#define CLK_I2C1 13 +#define CLK_CAN0 14 +#define CLK_CAN1 15 +#define CLK_USB 16 +#define CLK_RESERVED 17 +#define CLK_RTC 18 +#define CLK_QSPI 19 +#define CLK_GPIO0 20 +#define CLK_GPIO1 21 +#define CLK_GPIO2 22 +#define CLK_DDRC 23 +#define CLK_FIC0 24 +#define CLK_FIC1 25 +#define CLK_FIC2 26 +#define CLK_FIC3 27 +#define CLK_ATHENA 28 +#define CLK_CFM 29 + +#endif /* _DT_BINDINGS_CLK_MICROCHIP_PFSOC_H_ */