From patchwork Mon May 9 09:14:55 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jian Hui Lee X-Patchwork-Id: 1628433 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: bilbo.ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=canonical.com header.i=@canonical.com header.a=rsa-sha256 header.s=20210705 header.b=BL2bA3sn; dkim-atps=neutral Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=lists.ubuntu.com (client-ip=91.189.94.19; helo=huckleberry.canonical.com; envelope-from=kernel-team-bounces@lists.ubuntu.com; receiver=) Received: from huckleberry.canonical.com (huckleberry.canonical.com [91.189.94.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by bilbo.ozlabs.org (Postfix) with ESMTPS id 4Kxb9V0MYmz9sGJ for ; Mon, 9 May 2022 19:15:10 +1000 (AEST) Received: from localhost ([127.0.0.1] helo=huckleberry.canonical.com) by huckleberry.canonical.com with esmtp (Exim 4.86_2) (envelope-from ) id 1nnzTs-0003Dd-QW; Mon, 09 May 2022 09:15:04 +0000 Received: from smtp-relay-internal-0.internal ([10.131.114.225] helo=smtp-relay-internal-0.canonical.com) by huckleberry.canonical.com with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.86_2) (envelope-from ) id 1nnzTq-0003Cd-QQ for kernel-team@lists.ubuntu.com; Mon, 09 May 2022 09:15:02 +0000 Received: from mail-pg1-f199.google.com (mail-pg1-f199.google.com [209.85.215.199]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by smtp-relay-internal-0.canonical.com (Postfix) with ESMTPS id A0D103F6FF for ; Mon, 9 May 2022 09:15:02 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=canonical.com; s=20210705; t=1652087702; bh=OIGsLKaTYEH0X+I57YqDV3B0S1GmRojA+AAAoVJ0mRY=; h=From:To:Subject:Date:Message-Id:In-Reply-To:References: MIME-Version; b=BL2bA3snRNHgojLLRgdvVpXivEpBugww1w4oSCyLrLl8VffevTCLQK3lh/uRBsVin P/GtwDlrIND9ClBYQIYzJWhAlaFFJbn1JQ2ZOfdTralo4ROJodWwghwx5LtXASz0uW KVIbXMm3pkBlEXd0//k72kTwuSjIvziOpWTBZY0577XHPCppzgnrzZx5+CmezL+CNT 6BSx1YBqBFoQR4FrfeIHisaljGqvVH8d1wGDzBEIMUQKL3MSHMIhpxmj1uhmu4C1Z4 89IZxRYCxoE3BUjHWOsvLq2LC2yFB/QE/0FbTLgZE/OVRPV6+X1vZjQJJNlpjG5PdC L7BgKbSgW+gng== Received: by mail-pg1-f199.google.com with SMTP id f15-20020a63380f000000b003c6c6e053beso1137006pga.18 for ; Mon, 09 May 2022 02:15:02 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=OIGsLKaTYEH0X+I57YqDV3B0S1GmRojA+AAAoVJ0mRY=; b=E+aqHS3f3vcwYwFZfavtYIGZNGZoWRm3mOM3sOWiP3aLB2RPuL9QLSUH2vLiKggeV7 vSDwTs3JkUo+wrP77roAQjrHJVfTPdC2komj8B9d0gFmIegxAvLSche58a2/0gzJZm41 ZsqOLK//bhXHauTjbzCpFIvjG8LHYOXJ2NVzCeivCc05NYSol2SEn1FuMjNwD0Mp1DY/ +MB2sYtlhexCyUl5ADFfqPWyldQ3Lu1axB+OIltwzxRQBiwGhUSYQ5nl8V5Su3uWpdb7 R8ZVJZIZAt7eCPWaWvSHBxKa0SIYDFu4RMJobfjy71x/Xflc4u/0e46L0qz5FEhzuFn7 UfqA== X-Gm-Message-State: AOAM531j2H4lgOfJEawTFFLNIOp7x8g+fGlkI9oWHO0gRDeDZxqGFh5w JEAf5lX74jWYX8mRzlOOnyTRWIMQNz9elqRZF646OQStJ3DupM6nd9sl1PNcnylqk29HmbycgQg Fsyk+L/lUAvv/l+eCxmKoZXZXuJA4RaR4jcSM65LEmQ== X-Received: by 2002:a17:90b:1d87:b0:1dc:a9c0:3d49 with SMTP id pf7-20020a17090b1d8700b001dca9c03d49mr25675310pjb.12.1652087700532; Mon, 09 May 2022 02:15:00 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwLpsuUZtZNLdtyLkffExFCRIu7SMc2AmXkaYv8I/8/S8JCNZyPdWtcfJPHK5bZptnGEmX/0Q== X-Received: by 2002:a17:90b:1d87:b0:1dc:a9c0:3d49 with SMTP id pf7-20020a17090b1d8700b001dca9c03d49mr25675287pjb.12.1652087700269; Mon, 09 May 2022 02:15:00 -0700 (PDT) Received: from Razer-Stealth.. (36-230-106-94.dynamic-ip.hinet.net. [36.230.106.94]) by smtp.gmail.com with ESMTPSA id p11-20020a17090ad30b00b001cd4989fed3sm11961496pju.31.2022.05.09.02.14.59 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 May 2022 02:14:59 -0700 (PDT) From: Jian Hui Lee To: kernel-team@lists.ubuntu.com Subject: [SRU][Focal:linux-intel-iotg-5.15][PATCH 1/1] bus: mhi: pci_generic: Add mru_default for Quectel EM1xx series Date: Mon, 9 May 2022 17:14:55 +0800 Message-Id: <20220509091455.39630-2-jianhui.lee@canonical.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220509091455.39630-1-jianhui.lee@canonical.com> References: <20220509091455.39630-1-jianhui.lee@canonical.com> MIME-Version: 1.0 X-BeenThere: kernel-team@lists.ubuntu.com X-Mailman-Version: 2.1.20 Precedence: list List-Id: Kernel team discussions List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: kernel-team-bounces@lists.ubuntu.com Sender: "kernel-team" From: Yonglin Tan BugLink: https://bugs.launchpad.net/bugs/1967257 For default mechanism, the driver uses default MRU 3500 if mru_default is not initialized. The Qualcomm configured the MRU size to 32768 in the WWAN device FW. So, we align the driver setting with Qualcomm FW setting. Link: https://lore.kernel.org/r/MEYP282MB2374EE345DADDB591AFDA6AFFD2E9@MEYP282MB2374.AUSP282.PROD.OUTLOOK.COM Fixes: ac4bf60bbaa0 ("bus: mhi: pci_generic: Introduce quectel EM1XXGR-L support") Cc: stable@vger.kernel.org Reviewed-by: Manivannan Sadhasivam Signed-off-by: Yonglin Tan Signed-off-by: Manivannan Sadhasivam Link: https://lore.kernel.org/r/20220301160308.107452-2-manivannan.sadhasivam@linaro.org Signed-off-by: Greg Kroah-Hartman (cherry picked from commit 2413ffbf19a95cfcd7adf63135c5a9343a66d0a2) Signed-off-by: Jian Hui Lee --- drivers/bus/mhi/pci_generic.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/bus/mhi/pci_generic.c b/drivers/bus/mhi/pci_generic.c index d340d6864e13..d243526b23d8 100644 --- a/drivers/bus/mhi/pci_generic.c +++ b/drivers/bus/mhi/pci_generic.c @@ -327,6 +327,7 @@ static const struct mhi_pci_dev_info mhi_quectel_em1xx_info = { .config = &modem_quectel_em1xx_config, .bar_num = MHI_PCI_DEFAULT_BAR_NUM, .dma_data_width = 32, + .mru_default = 32768, .sideband_wake = true, };