@@ -18,6 +18,9 @@
#define SUNXI_SRAM_D_BASE 0x00010000 /* 4 kiB */
#define SUNXI_SRAM_B_BASE 0x00020000 /* 64 kiB (secure) */
+#define SUNXI_CPUXCFG_BASE 0x01700000
+#define SUNXI_CCI400_BASE 0x01790000
+
#define SUNXI_SRAMC_BASE 0x01c00000
#define SUNXI_DRAMC_BASE 0x01c01000
#define SUNXI_DMA_BASE 0x01c02000
new file mode 100644
@@ -0,0 +1,10 @@
+#ifndef __CCI_H__
+#define __CCI_H__
+
+/* Register offsets for the ARM cache coherent interconnect (CCI) */
+
+#define CCI400_DVM_MESSAGE_REQ_EN 0x00000002
+#define CCI400_SNOOP_REQ_EN 0x00000001
+#define CCI400_SHA_ORD_NON_SHAREABLE 0x00000002
+
+#endif /* __CCI_H__ */
Multi-cluster systems require basic initialization of the cache coherent interconnect to enable SMP via PSCI. Add the requisite definitions for general use. Signed-off-by: Timothy Pearson <tpearson@raptorengineering.com> --- arch/arm/include/asm/arch-sunxi/cpu_sun4i.h | 3 +++ arch/arm/include/asm/cci.h | 10 ++++++++++ 2 files changed, 13 insertions(+) create mode 100644 arch/arm/include/asm/cci.h