Message ID | 79d061270d2ace3d3cdc71f0560fa510ae3a5328.1509970359.git.michal.simek@xilinx.com |
---|---|
State | Accepted |
Commit | 98ad47bfab405b3f49db7fc19d40a195edb36523 |
Delegated to: | Michal Simek |
Headers | show
Return-Path: <u-boot-bounces@lists.denx.de> X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=<UNKNOWN>) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=monstr-eu.20150623.gappssmtp.com header.i=@monstr-eu.20150623.gappssmtp.com header.b="gOm1hQms"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 3yVsVJ5Lryz9s3T for <incoming@patchwork.ozlabs.org>; Mon, 6 Nov 2017 23:35:52 +1100 (AEDT) Received: by lists.denx.de (Postfix, from userid 105) id 6661CC21F7D; Mon, 6 Nov 2017 12:20:21 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=RCVD_IN_MSPIKE_H2, T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id A40C3C21F2F; Mon, 6 Nov 2017 12:16:41 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id E4004C21E48; Mon, 6 Nov 2017 12:14:12 +0000 (UTC) Received: from mail-wr0-f195.google.com (mail-wr0-f195.google.com [209.85.128.195]) by lists.denx.de (Postfix) with ESMTPS id 7F4D4C21EFE for <u-boot@lists.denx.de>; Mon, 6 Nov 2017 12:14:08 +0000 (UTC) Received: by mail-wr0-f195.google.com with SMTP id l18so4912588wrc.3 for <u-boot@lists.denx.de>; Mon, 06 Nov 2017 04:14:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=monstr-eu.20150623.gappssmtp.com; s=20150623; h=sender:from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=xw5R2OODHroMIAvthY14BG7UfV4IMfVHf0TLUX2jRjY=; b=gOm1hQmsP4gHfJlMLVwBsieUVrQUfIXrzF/FSUBaRm7WaWmEMOH5KNJGneAxrMf0GX lXe09B/YiDck62toDlFOysJI3YpnIA3t81xRpR4cluJgmTW3nreVrcyQsoKRzqqFyEVG AS3UxBOuR5dPB/KT8yZgh62gxo96MsUG7FDOIuOl/es9Y+VszHGrbZCe/0fQOpyXH/SR cyXlMScysWn5BY2lK+mNTph6XKGE4hwCsVkHBAWVCLPnfVOnaTvZ8qiAm4LBaSs6LNwm KJmbOtAphTJA53uEzTAJCBCm1dpStPXsG08oJXPndQUGIRN0zTnTvKvH0S6j6o/NetcQ 9O3w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references:in-reply-to:references; bh=xw5R2OODHroMIAvthY14BG7UfV4IMfVHf0TLUX2jRjY=; b=gBIY/Mv0p/UcujnB40XBUGFaYhHUXosbng1sfnfuTq2CW+kwPPa7liAoLjO1Vw8LWF ozI9pPQD66srRzXMirW86Xab8OZj/pI2qE0Fxq5d1mYSd7EZeFenQf/d28HoRwaS/h/5 ZezbOmgBKoRjtCgjU1Nl17wWV/eAEf2oBFA5DVMFofSb/usJRw6geW3W/PtT6juhT/gf JyQLZ9MiHMY7N8gDBzLaxQ3kv5QY+vwVf5sTg1pLHDcTfgO9vRHPe7piMjbQVRove2Sc 1sdsPLOKK587SndDERLOZCF/q//2XX3sdTeSR5yhqSiMBXAVloUSZ3m8+TbbNpc40FP+ F98w== X-Gm-Message-State: AMCzsaWn3dOQhhwmXE0PKsvK+2gnTqxPEBqC7CwZP+s7y/wvjZCBUola lFCTfTjqiGr8K4HWu1X1CY3AFPLo X-Google-Smtp-Source: ABhQp+TKpd62ZQGpgp+fHuurGIcbK7Vtw3tdehvhnOGmpDjPSEsHdfe5k0xR96QCL/0573AYdmHmkg== X-Received: by 10.223.187.65 with SMTP id x1mr12142102wrg.26.1509970448000; Mon, 06 Nov 2017 04:14:08 -0800 (PST) Received: from localhost (nat-35.starnet.cz. [178.255.168.35]) by smtp.gmail.com with ESMTPSA id 143sm17617888wmj.35.2017.11.06.04.14.07 (version=TLS1_2 cipher=AES128-SHA bits=128/128); Mon, 06 Nov 2017 04:14:07 -0800 (PST) From: Michal Simek <michal.simek@xilinx.com> To: u-boot@lists.denx.de Date: Mon, 6 Nov 2017 13:13:00 +0100 Message-Id: <79d061270d2ace3d3cdc71f0560fa510ae3a5328.1509970359.git.michal.simek@xilinx.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <cover.1509970359.git.michal.simek@xilinx.com> References: <cover.1509970359.git.michal.simek@xilinx.com> In-Reply-To: <cover.1509970359.git.michal.simek@xilinx.com> References: <cover.1509970359.git.michal.simek@xilinx.com> Cc: Naga Sureshkumar Relli <naga.sureshkumar.relli@xilinx.com>, Anurag Kumar Vulisha <anurag.kumar.vulisha@xilinx.com>, Nava kishore Manne <nava.manne@xilinx.com>, Shubhrajyoti Datta <shubhrajyoti.datta@xilinx.com>, Filip Drazic <filip.drazic@aggios.com>, Manish Narani <manish.narani@xilinx.com>, Soren Brinkmann <soren.brinkmann@xilinx.com> Subject: [U-Boot] [PATCH 28/40] arm64: zynqmp: Add reset-controller support in serdes driver X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion <u-boot.lists.denx.de> List-Unsubscribe: <https://lists.denx.de/options/u-boot>, <mailto:u-boot-request@lists.denx.de?subject=unsubscribe> List-Archive: <http://lists.denx.de/pipermail/u-boot/> List-Post: <mailto:u-boot@lists.denx.de> List-Help: <mailto:u-boot-request@lists.denx.de?subject=help> List-Subscribe: <https://lists.denx.de/listinfo/u-boot>, <mailto:u-boot-request@lists.denx.de?subject=subscribe> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" <u-boot-bounces@lists.denx.de> |
Series |
zynqmp: arm64: DT changes
|
expand
|
diff --git a/arch/arm/dts/zynqmp.dtsi b/arch/arm/dts/zynqmp.dtsi index e80c74b09263..5d953ebf8993 100644 --- a/arch/arm/dts/zynqmp.dtsi +++ b/arch/arm/dts/zynqmp.dtsi @@ -302,6 +302,11 @@ compatible = "xlnx,zynqmp-pcap-fpga"; }; + rst: reset-controller { + compatible = "xlnx,zynqmp-reset"; + #reset-cells = <1>; + }; + amba_apu: amba_apu@0 { compatible = "simple-bus"; #address-cells = <2>; @@ -786,6 +791,14 @@ reg-names = "serdes", "siou", "fpd", "lpd"; nvmem-cells = <&soc_revision>; nvmem-cell-names = "soc_revision"; + resets = <&rst 16>, <&rst 59>, <&rst 60>, + <&rst 61>, <&rst 62>, <&rst 63>, + <&rst 64>, <&rst 3>, <&rst 29>, + <&rst 30>, <&rst 31>, <&rst 32>; + reset-names = "sata_rst", "usb0_crst", "usb1_crst", + "usb0_hibrst", "usb1_hibrst", "usb0_apbrst", + "usb1_apbrst", "dp_rst", "gem0_rst", + "gem1_rst", "gem2_rst", "gem3_rst"; lane0: lane0 { #phy-cells = <4>; };