From patchwork Fri May 12 20:15:13 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ralph Siemsen X-Patchwork-Id: 1780782 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@legolas.ozlabs.org Authentication-Results: legolas.ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de (client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; helo=phobos.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: legolas.ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256 header.s=google header.b=gtL4obCm; dkim-atps=neutral Received: from phobos.denx.de (phobos.denx.de [IPv6:2a01:238:438b:c500:173d:9f52:ddab:ee01]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature ECDSA (P-384)) (No client certificate requested) by legolas.ozlabs.org (Postfix) with ESMTPS id 4QJ0Pq4bJjz20KD for ; Sat, 13 May 2023 06:15:41 +1000 (AEST) Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id D41ED8633D; Fri, 12 May 2023 22:15:38 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="gtL4obCm"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id AC1FC86333; Fri, 12 May 2023 22:15:36 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.2 Received: from mail-qk1-x72b.google.com (mail-qk1-x72b.google.com [IPv6:2607:f8b0:4864:20::72b]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 6497F86341 for ; Fri, 12 May 2023 22:15:33 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=ralph.siemsen@linaro.org Received: by mail-qk1-x72b.google.com with SMTP id af79cd13be357-7577ef2fa31so2062715185a.0 for ; Fri, 12 May 2023 13:15:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1683922532; x=1686514532; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=uWzxtzHTaQ2TMhTf+HvADsBz5AnlLNP3aefOoygqdTY=; b=gtL4obCmSwtggH8W84hqrDUppA/k5ZofgCVcG6zhKy+YSDz4s/A+jOv3SCDUFT6ROf iTOX8+wmq90KJ4OSzXnCGyvv04Vhv2DOgEqJ1oqnNqXjrACYseq8IUcCsOjftQzt5QTB vN9ut/1iELQCxYPm9oVIczRLbMP/2p3Byn/zshGbAN2k3pgvmakTrqxRUDqfZclkzO3Y ZXR3+nAbhu92Qfb7xREn+mmV1Yoac1ZqK/WYjJ1kOOj9keT09qYAlEmnqZGIAI/VEgBP T2tGuyfmDVp0cDa3jzhi+X0gqtQLEWp7GFJqFct5jSMVXV8uhV8CH0FIi5tEzCWO+E6g 35Eg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1683922532; x=1686514532; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=uWzxtzHTaQ2TMhTf+HvADsBz5AnlLNP3aefOoygqdTY=; b=Sho79JhyoNMtGkYNxTPjcFjt+nZ0SwGrv6xbMObn6foHSIilnrENT6ACRHiP0NW/E2 5mKkw7CUKWEpiM6N8ZSaCUeDnOLnSqXySG8Dd6uuhF4uMCbO1UKp/IVVdbdlPhAQH5LH skgvu9zSuArE7Ox2xonHtpGcKB7B7+bb3MyjaTO/Swo1JV7G2EtZ9FbV//w5sEnmqeMm j/A6DMC+IfhhlqgMq7ECuYxAz+H5kVyqugLkrMYxVMK0NdrxomkSHUuQO80TfUrgYQQv N+XqJW+l9L+eIh06VDgv3XIT+uBTf9EHInyTarCOt3fKrsGJ3xwL1HwDRGPGVyFb66FM WUOw== X-Gm-Message-State: AC+VfDwLq2uJ3iQCi29UHP8FgYgLiBu8Ton5kMZu31ZBL45pkZhUL9Fh VkFPyDsOda5LDmmU19EJPVNoJhbaqJ8AysYhmlRbsw== X-Google-Smtp-Source: ACHHUZ60V6xU1pm9VhCT7xzk98lRvACweW1KahoUb0vqJiPR/CuR+TCBwB5QpVJJo2wE5gCB6AaRng== X-Received: by 2002:a05:6214:262d:b0:5f1:6a6a:f556 with SMTP id gv13-20020a056214262d00b005f16a6af556mr45005924qvb.16.1683922532093; Fri, 12 May 2023 13:15:32 -0700 (PDT) Received: from maple.netwinder.org (rfs.netwinder.org. [206.248.184.2]) by smtp.gmail.com with ESMTPSA id mi4-20020a056214558400b005ef6557834fsm3183223qvb.62.2023.05.12.13.15.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 May 2023 13:15:31 -0700 (PDT) From: Ralph Siemsen To: u-boot@lists.denx.de Cc: Marek Vasut , Ralph Siemsen , Marek Vasut Subject: [PATCH v5 01/10] ARM: armv7: add non-SPL enable for Cortex SMPEN Date: Fri, 12 May 2023 16:15:13 -0400 Message-Id: <20230512201522.2295937-2-ralph.siemsen@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230512201522.2295937-1-ralph.siemsen@linaro.org> References: <20230512201522.2295937-1-ralph.siemsen@linaro.org> MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.8 at phobos.denx.de X-Virus-Status: Clean Commit 2564fce7eea3 ("sunxi: move Cortex SMPEN setting into start.S") added SPL_ARMV7_SET_CORTEX_SMPEN to enable setting SMP bit. For platforms not using SPL boot, add the corresponding non-SPL config, so that CONFIG_IS_ENABLED(ARMV7_SET_CORTEX_SMPEN) works as expected. Signed-off-by: Ralph Siemsen Reviewed-by: Marek Vasut --- This will be used by the following commit that adds RZ/N1 support. (no changes since v5) Changes in v5: - add R-b tag arch/arm/cpu/armv7/Kconfig | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/arch/arm/cpu/armv7/Kconfig b/arch/arm/cpu/armv7/Kconfig index f1e4e26b8f..e33e53636a 100644 --- a/arch/arm/cpu/armv7/Kconfig +++ b/arch/arm/cpu/armv7/Kconfig @@ -107,6 +107,11 @@ config ARMV7_LPAE Say Y here to use the long descriptor page table format. This is required if U-Boot runs in HYP mode. +config ARMV7_SET_CORTEX_SMPEN + bool + help + Enable the ARM Cortex ACTLR.SMP enable bit in U-boot. + config SPL_ARMV7_SET_CORTEX_SMPEN bool help