From patchwork Fri Oct 11 15:33:52 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Neil Armstrong X-Patchwork-Id: 1175296 X-Patchwork-Delegate: narmstrong@baylibre.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=none (p=none dis=none) header.from=baylibre.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=baylibre-com.20150623.gappssmtp.com header.i=@baylibre-com.20150623.gappssmtp.com header.b="kb6JC+0x"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 46qX7b1Dcxz9sNx for ; Sat, 12 Oct 2019 02:34:35 +1100 (AEDT) Received: by lists.denx.de (Postfix, from userid 105) id C50E2C21DFB; Fri, 11 Oct 2019 15:34:27 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=RCVD_IN_MSPIKE_H2, T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id 55AF8C21E1A; Fri, 11 Oct 2019 15:34:08 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id 46381C21DB5; Fri, 11 Oct 2019 15:34:05 +0000 (UTC) Received: from mail-wm1-f67.google.com (mail-wm1-f67.google.com [209.85.128.67]) by lists.denx.de (Postfix) with ESMTPS id 1AF01C21BE5 for ; Fri, 11 Oct 2019 15:34:04 +0000 (UTC) Received: by mail-wm1-f67.google.com with SMTP id i16so10866922wmd.3 for ; Fri, 11 Oct 2019 08:34:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=H9SjI9FpHk2o7EgIc3zDVmm2hXQ7TC5RMUfEGxR6KxI=; b=kb6JC+0x/XtevFFATz3KDJ5m1gsai4NAnAHVvFDMX3yuVkqd7ntNVI+u3zn4urRGJ0 cGuPTXzMd2IC5Drt8N/X8s7oRh+JBWR8cQOEs5aUzdZWD8D8jVTYqEmsws/qj9dWpxHg KFiBqIHnU2ck6kU4RfgZz3SOGbOdRaWO6+dqx/4YUw15VSm9zx+7OghLKXo7mOGboOva XyFc756v14z3/bgbQrR3WHDQrhEGdQsvQ5axJB5M1kqiZmWiQI8C3N7YgnVlehrUj+HO bzn2VsNfnQIJl0lnSnwZ3prxjB7tgSgwfRtyv56IrAa1DJYsGkYnXH0PIa2pRNTrwJt0 3Y3w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=H9SjI9FpHk2o7EgIc3zDVmm2hXQ7TC5RMUfEGxR6KxI=; b=kV1rFDhZ8rhy7LFXSEimYDEQCTQ73AJeD2HmVJd24qDKUZq5JenxCrYd2abOM8IwyN MrrmJDUg/SC+kZ7pMzR+hl4nJeuliFQ+hT0LJmEcduii5dmmTRwabQhJWFqO7qOHtOht in0XZz7k223ON0E++CW8w2WYiOxJ4ENxqLfR/R9OEb3RIz90yXgI9EH04UgkoxazOj+o sv3JXZ40v+wMd+GODQzbF3qvwqUo+J3BZQpWZxLD89M14Il7q5qICjtrT1B2QbO5clo2 q7QzHg2MDDpS4+ZtsuGl4ewfGzfXaH9quxx+HcU2fiA9qPsFSKrACWb5elzG6AyDXULk 94XQ== X-Gm-Message-State: APjAAAVEDMEssonC2sUdIwbxi2eNxOj344tHom15muJBe/wpR+aXLtJQ Yhizz+RdTNq1t0Ebjx98zaETfIp7t43Tnw== X-Google-Smtp-Source: APXvYqzTcVG9KvWWkP2dMKq7tOj50R+YSBweAgNT+oadGEdMIVyCgUHBOotEKA7D3ufdP25AOxCaIQ== X-Received: by 2002:a1c:a385:: with SMTP id m127mr3975889wme.50.1570808043302; Fri, 11 Oct 2019 08:34:03 -0700 (PDT) Received: from bender.baylibre.local (lmontsouris-657-1-212-31.w90-63.abo.wanadoo.fr. [90.63.244.31]) by smtp.gmail.com with ESMTPSA id r2sm13689541wrm.3.2019.10.11.08.34.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 11 Oct 2019 08:34:02 -0700 (PDT) From: Neil Armstrong To: u-boot@lists.denx.de Date: Fri, 11 Oct 2019 17:33:52 +0200 Message-Id: <20191011153358.29739-3-narmstrong@baylibre.com> X-Mailer: git-send-email 2.22.0 In-Reply-To: <20191011153358.29739-1-narmstrong@baylibre.com> References: <20191011153358.29739-1-narmstrong@baylibre.com> MIME-Version: 1.0 Cc: u-boot-amlogic@groups.io Subject: [U-Boot] [PATCH 2/8] mmc: meson-gx: add support for mmc-pwrseq-emmc X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" Add support for mmc-pwrseq-emmc in the meson-gx mmc driver to support enabling the eMMC. Signed-off-by: Neil Armstrong --- drivers/mmc/meson_gx_mmc.c | 51 ++++++++++++++++++++++++++++++++++++++ 1 file changed, 51 insertions(+) diff --git a/drivers/mmc/meson_gx_mmc.c b/drivers/mmc/meson_gx_mmc.c index 767dfff805..031cc79ccb 100644 --- a/drivers/mmc/meson_gx_mmc.c +++ b/drivers/mmc/meson_gx_mmc.c @@ -7,8 +7,10 @@ #include #include #include +#include #include #include +#include #include #include @@ -239,6 +241,10 @@ static int meson_mmc_probe(struct udevice *dev) struct mmc *mmc = &pdata->mmc; struct mmc_config *cfg = &pdata->cfg; uint32_t val; +#ifdef CONFIG_PWRSEQ + struct udevice *pwr_dev; + int ret; +#endif cfg->voltages = MMC_VDD_33_34 | MMC_VDD_32_33 | MMC_VDD_31_32 | MMC_VDD_165_195; @@ -254,6 +260,17 @@ static int meson_mmc_probe(struct udevice *dev) mmc_set_clock(mmc, cfg->f_min, MMC_CLK_ENABLE); +#ifdef CONFIG_PWRSEQ + /* Enable power if needed */ + ret = uclass_get_device_by_phandle(UCLASS_PWRSEQ, dev, "mmc-pwrseq", + &pwr_dev); + if (!ret) { + ret = pwrseq_set_power(pwr_dev, true); + if (ret) + return ret; + } +#endif + /* reset all status bits */ meson_write(mmc, STATUS_MASK, MESON_SD_EMMC_STATUS); @@ -292,3 +309,37 @@ U_BOOT_DRIVER(meson_mmc) = { .ofdata_to_platdata = meson_mmc_ofdata_to_platdata, .platdata_auto_alloc_size = sizeof(struct meson_mmc_platdata), }; + +#ifdef CONFIG_PWRSEQ +static int meson_mmc_pwrseq_set_power(struct udevice *dev, bool enable) +{ + struct gpio_desc reset; + int ret; + + ret = gpio_request_by_name(dev, "reset-gpios", 0, &reset, GPIOD_IS_OUT); + if (ret) + return ret; + dm_gpio_set_value(&reset, 1); + udelay(1); + dm_gpio_set_value(&reset, 0); + udelay(200); + + return 0; +} + +static const struct pwrseq_ops meson_mmc_pwrseq_ops = { + .set_power = meson_mmc_pwrseq_set_power, +}; + +static const struct udevice_id meson_mmc_pwrseq_ids[] = { + { .compatible = "mmc-pwrseq-emmc" }, + { } +}; + +U_BOOT_DRIVER(meson_mmc_pwrseq_drv) = { + .name = "mmc_pwrseq_emmc", + .id = UCLASS_PWRSEQ, + .of_match = meson_mmc_pwrseq_ids, + .ops = &meson_mmc_pwrseq_ops, +}; +#endif