From patchwork Wed Oct 31 20:01:07 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Marek Vasut X-Patchwork-Id: 991692 X-Patchwork-Delegate: marek.vasut@gmail.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="TQP6mqlB"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 42lfP42Hp3z9s3C for ; Thu, 1 Nov 2018 07:01:44 +1100 (AEDT) Received: by lists.denx.de (Postfix, from userid 105) id 0A0B6C222F4; Wed, 31 Oct 2018 20:01:26 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=FREEMAIL_FROM, RCVD_IN_MSPIKE_H2, T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id DCA69C222E1; Wed, 31 Oct 2018 20:01:23 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id DFF92C2230C; Wed, 31 Oct 2018 20:01:16 +0000 (UTC) Received: from mail-wm1-f67.google.com (mail-wm1-f67.google.com [209.85.128.67]) by lists.denx.de (Postfix) with ESMTPS id 18A9BC222EF for ; Wed, 31 Oct 2018 20:01:13 +0000 (UTC) Received: by mail-wm1-f67.google.com with SMTP id v24-v6so6498505wmh.3 for ; Wed, 31 Oct 2018 13:01:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=oRkvekY/Nj6P7mhxws/mkq7+o4rthacc6tNV78iEaMk=; b=TQP6mqlBiKw96yiuoe7MSU4whB9KxfAFy+LPILeOXFWB1HrWgSzKWkMGIc6XEUmY+E ROhYJLiZnOMjmdcNdZeG6itlN+kaTqpLVQh8ZCa7/6dsXw6fm2OaiffOWlrDu1iQufTG yPiOOb3dJ8JMZr65CJiRNG8YMepqTEaHBSFuGdf1plKzfMPZSm0K6Xj4o9A0Kjee20pu ZHezqBHXKRLPWBaUTsKpC3xNC9+rwHt4YB9LVodcWLPinacBWzd61f12YV8jvF8g877h iCCULgP5IzoCEvZkB7NlRqiXrlEmZrdlkE/Gnqbat+1kna4sLPw1VKxF22DCb953A4Ot 1Amw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=oRkvekY/Nj6P7mhxws/mkq7+o4rthacc6tNV78iEaMk=; b=itZefgdPtMf724O/AM3ezD1EYXa4ZWHkhfGrf/HOvMfVNu6HIFgvVONYQqMLo8dyaL ZLhwFJt5cIGi7ILT9QZzkyhEX1TNwLaiWJ2+Nfy2bM/KBmn0HmtPwdS876gd9yRrrn8d jrwv45EVCbPprVPhbt1FG/p/klR0qr4fDG55LLOkPT6Bl4HSwHQtACyu8jCdsSPQ+LqF g5h0U704iak3DnDm64fXcwfOrtWSsPwJGrtQcnxG3Mk5ayADWfWOOfmvyVcVYNvOGb7Z hXBhCEq+U3Gh5cOCSkz4xcw/zuy4VN+Of9Xd4ca00/GpdkA8irMttglQ1baA8/tru0EM pr3g== X-Gm-Message-State: AGRZ1gLNOuXWSGq6h8Fd3ap8du9CM2S5NfQA4iOM/R7k9cjcFWl+Wuce +x4HINyRg/JCxjhwtZYni2gCKBeQ X-Google-Smtp-Source: AJdET5fre0Nk5YAdD4Haic61UcnZ5Xs2jT3K1LM0KKJO3vGw4ZD4JHOOO1vYz2qMArqw0mryLsGqRA== X-Received: by 2002:a1c:7d8e:: with SMTP id y136-v6mr3447584wmc.140.1541016072213; Wed, 31 Oct 2018 13:01:12 -0700 (PDT) Received: from kurokawa.lan (ip-86-49-110-70.net.upcbroadband.cz. [86.49.110.70]) by smtp.gmail.com with ESMTPSA id a1sm5080445wrx.29.2018.10.31.13.01.11 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 31 Oct 2018 13:01:11 -0700 (PDT) From: Marek Vasut X-Google-Original-From: Marek Vasut To: u-boot@lists.denx.de Date: Wed, 31 Oct 2018 21:01:07 +0100 Message-Id: <20181031200107.32635-1-marek.vasut+renesas@gmail.com> X-Mailer: git-send-email 2.18.0 Cc: Marek Vasut Subject: [U-Boot] [PATCH] ARM: dts: rmobile: Enable SDR modes on E3 Ebisu X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" Add regulators and pinmuxes for SDHI0 and SDHI1 SD and microSD slots on E3 Ebisu and mark them as capable of up to SDR104 mode of operation. With the SDHI fixes in place, it is now possible to use SDR104. Signed-off-by: Marek Vasut Cc: Nobuhiro Iwamatsu --- arch/arm/dts/r8a77990-ebisu.dts | 101 ++++++++++++++++++++++++++++++++ 1 file changed, 101 insertions(+) diff --git a/arch/arm/dts/r8a77990-ebisu.dts b/arch/arm/dts/r8a77990-ebisu.dts index f9ccccf949..6fcf0013b9 100644 --- a/arch/arm/dts/r8a77990-ebisu.dts +++ b/arch/arm/dts/r8a77990-ebisu.dts @@ -46,6 +46,54 @@ regulator-boot-on; regulator-always-on; }; + + vcc_sdhi0: regulator-vcc-sdhi0 { + compatible = "regulator-fixed"; + + regulator-name = "SDHI0 Vcc"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + + gpio = <&gpio5 17 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + + vccq_sdhi0: regulator-vccq-sdhi0 { + compatible = "regulator-gpio"; + + regulator-name = "SDHI0 VccQ"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + + gpios = <&gpio5 18 GPIO_ACTIVE_HIGH>; + gpios-states = <1>; + states = <3300000 1 + 1800000 0>; + }; + + vcc_sdhi1: regulator-vcc-sdhi1 { + compatible = "regulator-fixed"; + + regulator-name = "SDHI1 Vcc"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + + gpio = <&gpio0 4 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; + + vccq_sdhi1: regulator-vccq-sdhi1 { + compatible = "regulator-gpio"; + + regulator-name = "SDHI1 VccQ"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + + gpios = <&gpio3 15 GPIO_ACTIVE_HIGH>; + gpios-states = <1>; + states = <3300000 1 + 1800000 0>; + }; }; &avb { @@ -94,6 +142,30 @@ function = "scif_clk"; }; + sdhi0_pins: sd0 { + groups = "sdhi0_data4", "sdhi0_ctrl"; + function = "sdhi0"; + power-source = <3300>; + }; + + sdhi0_pins_uhs: sd0_uhs { + groups = "sdhi0_data4", "sdhi0_ctrl"; + function = "sdhi0"; + power-source = <1800>; + }; + + sdhi1_pins: sd1 { + groups = "sdhi1_data4", "sdhi1_ctrl"; + function = "sdhi1"; + power-source = <3300>; + }; + + sdhi1_pins_uhs: sd1_uhs { + groups = "sdhi1_data4", "sdhi1_ctrl"; + function = "sdhi1"; + power-source = <1800>; + }; + sdhi3_pins: sd2 { groups = "sdhi3_data8", "sdhi3_ctrl"; function = "sdhi3"; @@ -120,11 +192,40 @@ }; &sdhi0 { + /* full size SD */ + pinctrl-0 = <&sdhi0_pins>; + pinctrl-1 = <&sdhi0_pins_uhs>; + pinctrl-names = "default", "state_uhs"; + + vmmc-supply = <&vcc_sdhi0>; + vqmmc-supply = <&vccq_sdhi0>; + cd-gpios = <&gpio3 12 GPIO_ACTIVE_LOW>; + wp-gpios = <&gpio3 13 GPIO_ACTIVE_HIGH>; + bus-width = <4>; + sd-uhs-sdr12; + sd-uhs-sdr25; + sd-uhs-sdr50; + sd-uhs-sdr104; status = "okay"; + max-frequency = <208000000>; }; &sdhi1 { + /* microSD */ + pinctrl-0 = <&sdhi1_pins>; + pinctrl-1 = <&sdhi1_pins_uhs>; + pinctrl-names = "default", "state_uhs"; + + vmmc-supply = <&vcc_sdhi1>; + vqmmc-supply = <&vccq_sdhi1>; + cd-gpios = <&gpio3 14 GPIO_ACTIVE_LOW>; + bus-width = <4>; + sd-uhs-sdr12; + sd-uhs-sdr25; + sd-uhs-sdr50; + sd-uhs-sdr104; status = "okay"; + max-frequency = <208000000>; }; &sdhi3 {