From patchwork Wed Dec 12 14:12:32 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bin Meng X-Patchwork-Id: 1012017 X-Patchwork-Delegate: uboot@andestech.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="Uz96p8GT"; dkim-atps=neutral Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 43FJrk0T2Rz9s4s for ; Thu, 13 Dec 2018 01:21:09 +1100 (AEDT) Received: by lists.denx.de (Postfix, from userid 105) id B9718C226E8; Wed, 12 Dec 2018 14:10:29 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=-0.0 required=5.0 tests=FREEMAIL_FROM, RCVD_IN_DNSWL_BLOCKED, RCVD_IN_MSPIKE_H3, RCVD_IN_MSPIKE_WL, T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id 33B8DC22990; Wed, 12 Dec 2018 14:08:30 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id 46C2BC22974; Wed, 12 Dec 2018 14:08:21 +0000 (UTC) Received: from mail-pl1-f196.google.com (mail-pl1-f196.google.com [209.85.214.196]) by lists.denx.de (Postfix) with ESMTPS id 37FBDC22950 for ; Wed, 12 Dec 2018 14:08:17 +0000 (UTC) Received: by mail-pl1-f196.google.com with SMTP id gn14so8649634plb.10 for ; Wed, 12 Dec 2018 06:08:17 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:subject:date:message-id:in-reply-to:references; bh=1LhwMmQaxrjY+dX5Arbbx9VxT6lzVBSx9MU8lFZGxYY=; b=Uz96p8GTtb9E8mkG6GqLitU42gNgIEPR2ppzncw6htsDEO5o4Zg9vR/JO4R6DMuZaj rm4JnNvDV2C7eX13vxDGRkynN5BpJGJh3BXinHKOmPav0POmrBEH5pftNgxgBihaQpah Z6bv7bXuYrrMi5lmiCgT5P2IIo1BMDKfuwsWifLLHsP1OUhjfAVDhFMXEtVTB/5tpq71 CCTL4EwRFehiuU+X7phipQ5b5NJkoD6kEIxLvIRtsBxPUeCy9JU1QrvphEQN5rTqFuJI tJSrAIMNnk63QmMM55wEimVOfEOub/dwfJ3ongvibbbUHArq8nnGP7LkpwukQ7IDA+79 mRCg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references; bh=1LhwMmQaxrjY+dX5Arbbx9VxT6lzVBSx9MU8lFZGxYY=; b=ORHAw1mzMSvasfV6EMZ/O+l2/WDm07NUDWoI1vvsyX4Y6HfMqKfWoYqRwEh5e2SSnu Cts5CicKQGFrVwXaeYwHcBfOaLBzqP8sXZ85Wj2dSfPl9OaS/Ob9achnFJMUG/AkFE4R C4zpIJSclYMfMbZHpe8pxtePq1JUHCoFJLT4xHoVzgL7iqIxQNG0oNCUDEI2MUl/iYCG nRFyvQ4c7P05oHUEF98nteIPaXwZcuJIx8MWzKa8okdcau1d5DKIQWUf5wZ/HmhNxYII wtCJrZzxc9Hjf5hMdG7xFMfqA3e9eHpOi7Jv00XB9nQNC6U7+nFGaUiYQUhT/yOhWMHt jd6A== X-Gm-Message-State: AA+aEWa0o7sI8QFUythzI++lt39MsrZlS46DGy0Q4etsaf74yWm+pe6e 4Ap32gts57qmqlfc96sB7O6Cwbet X-Google-Smtp-Source: AFSGD/VZAgB8YzX0Iw3k8XQJI1tYCWVGq+7hnGlbuYlTTpWQxBTxJDc/uh12XD5eFPi2KIsWcJsL8A== X-Received: by 2002:a17:902:9f93:: with SMTP id g19mr19604982plq.195.1544623695962; Wed, 12 Dec 2018 06:08:15 -0800 (PST) Received: from ala-d2121-lx1.wrs.com (unknown-156-139.windriver.com. [147.11.156.139]) by smtp.gmail.com with ESMTPSA id o13sm21510331pfk.57.2018.12.12.06.08.14 (version=TLS1_1 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 12 Dec 2018 06:08:15 -0800 (PST) From: Bin Meng To: Rick Chen , Simon Glass , Lukas Auer , Anup Patel , U-Boot Mailing List Date: Wed, 12 Dec 2018 06:12:32 -0800 Message-Id: <1544623967-30010-11-git-send-email-bmeng.cn@gmail.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1544623967-30010-1-git-send-email-bmeng.cn@gmail.com> References: <1544623967-30010-1-git-send-email-bmeng.cn@gmail.com> Subject: [U-Boot] [PATCH v5 10/25] riscv: qemu: Add platform-specific Kconfig options X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" Add the QEMU RISC-V platform-specific Kconfig options, to include CPU and timer drivers. Signed-off-by: Bin Meng Reviewed-by: Lukas Auer Reviewed-by: Anup Patel --- Changes in v5: None Changes in v4: None Changes in v3: None Changes in v2: - add CMD_CPU as well arch/riscv/Kconfig | 1 + arch/riscv/cpu/qemu/Kconfig | 11 +++++++++++ board/emulation/qemu-riscv/Kconfig | 1 + 3 files changed, 13 insertions(+) create mode 100644 arch/riscv/cpu/qemu/Kconfig diff --git a/arch/riscv/Kconfig b/arch/riscv/Kconfig index 7dc6e3f..39ca2d8 100644 --- a/arch/riscv/Kconfig +++ b/arch/riscv/Kconfig @@ -22,6 +22,7 @@ source "board/emulation/qemu-riscv/Kconfig" # platform-specific options below source "arch/riscv/cpu/ax25/Kconfig" +source "arch/riscv/cpu/qemu/Kconfig" # architecture-specific options below diff --git a/arch/riscv/cpu/qemu/Kconfig b/arch/riscv/cpu/qemu/Kconfig new file mode 100644 index 0000000..2e953e1 --- /dev/null +++ b/arch/riscv/cpu/qemu/Kconfig @@ -0,0 +1,11 @@ +# SPDX-License-Identifier: GPL-2.0+ +# +# Copyright (C) 2018, Bin Meng + +config QEMU_RISCV + bool + imply CPU + imply CPU_RISCV + imply RISCV_TIMER + imply SIFIVE_CLINT if RISCV_MMODE + imply CMD_CPU diff --git a/board/emulation/qemu-riscv/Kconfig b/board/emulation/qemu-riscv/Kconfig index 56bb533..ed005e5 100644 --- a/board/emulation/qemu-riscv/Kconfig +++ b/board/emulation/qemu-riscv/Kconfig @@ -18,6 +18,7 @@ config SYS_TEXT_BASE config BOARD_SPECIFIC_OPTIONS # dummy def_bool y + select QEMU_RISCV imply SYS_NS16550 imply VIRTIO_MMIO imply VIRTIO_NET