From patchwork Thu Jul 20 05:52:43 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ashish Kumar X-Patchwork-Id: 791411 X-Patchwork-Delegate: yorksun@freescale.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=none (mailfrom) smtp.mailfrom=lists.denx.de (client-ip=81.169.180.215; helo=lists.denx.de; envelope-from=u-boot-bounces@lists.denx.de; receiver=) Received: from lists.denx.de (dione.denx.de [81.169.180.215]) by ozlabs.org (Postfix) with ESMTP id 3xCjjy6JXqz9sNV for ; Thu, 20 Jul 2017 15:53:09 +1000 (AEST) Received: by lists.denx.de (Postfix, from userid 105) id C1D07C21C4F; Thu, 20 Jul 2017 05:53:06 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=-0.0 required=5.0 tests=BAD_ENC_HEADER, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H3, RCVD_IN_MSPIKE_WL, SPF_HELO_PASS autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id 89322C21C2B; Thu, 20 Jul 2017 05:53:01 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id 385E7C21C2B; Thu, 20 Jul 2017 05:53:00 +0000 (UTC) Received: from NAM01-BY2-obe.outbound.protection.outlook.com (mail-by2nam01on0069.outbound.protection.outlook.com [104.47.34.69]) by lists.denx.de (Postfix) with ESMTPS id B8DDEC21BE5 for ; Thu, 20 Jul 2017 05:52:58 +0000 (UTC) Received: from BN6PR03CA0061.namprd03.prod.outlook.com (10.173.137.23) by BN3PR0301MB0897.namprd03.prod.outlook.com (10.160.156.14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1282.10; Thu, 20 Jul 2017 05:52:55 +0000 Received: from BL2FFO11FD034.protection.gbl (2a01:111:f400:7c09::102) by BN6PR03CA0061.outlook.office365.com (2603:10b6:404:4c::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1282.10 via Frontend Transport; Thu, 20 Jul 2017 05:52:55 +0000 Authentication-Results: spf=fail (sender IP is 192.88.158.2) smtp.mailfrom=nxp.com; nxp.com; dkim=none (message not signed) header.d=none;nxp.com; dmarc=fail action=none header.from=nxp.com; Received-SPF: Fail (protection.outlook.com: domain of nxp.com does not designate 192.88.158.2 as permitted sender) receiver=protection.outlook.com; client-ip=192.88.158.2; helo=az84smr01.freescale.net; Received: from az84smr01.freescale.net (192.88.158.2) by BL2FFO11FD034.mail.protection.outlook.com (10.173.161.130) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1240.9 via Frontend Transport; Thu, 20 Jul 2017 05:52:55 +0000 Received: from ubuntu1604.ap.freescale.net (ubuntu1604.ap.freescale.net [10.232.133.7]) by az84smr01.freescale.net (8.14.3/8.14.0) with ESMTP id v6K5qpxE029269; Wed, 19 Jul 2017 22:52:52 -0700 From: Ashish Kumar To: Date: Thu, 20 Jul 2017 11:22:43 +0530 Message-ID: <1500529965-7245-1-git-send-email-Ashish.Kumar@nxp.com> X-Mailer: git-send-email 2.7.4 X-EOPAttributedMessage: 0 X-Matching-Connectors: 131450035755240034; (91ab9b29-cfa4-454e-5278-08d120cd25b8); () X-Forefront-Antispam-Report: CIP:192.88.158.2; IPV:NLI; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(6009001)(336005)(39860400002)(39840400002)(39380400002)(39450400003)(39400400002)(39410400002)(39850400002)(2980300002)(1109001)(1110001)(339900001)(189002)(199003)(9170700003)(38730400002)(86362001)(54906002)(69596002)(305945005)(85426001)(6306002)(50986999)(189998001)(4326008)(110136004)(36756003)(2906002)(356003)(53936002)(8656003)(551934003)(47776003)(48376002)(81166006)(50466002)(626005)(6666003)(50226002)(6916009)(498600001)(8936002)(8676002)(77096006)(2351001)(105606002)(104016004)(5003940100001)(106466001)(5660300001)(966005)(72206003); DIR:OUT; SFP:1101; SCL:1; SRVR:BN3PR0301MB0897; H:az84smr01.freescale.net; FPR:; SPF:Fail; MLV:ovrnspm; MX:1; A:1; PTR:InfoDomainNonexistent; LANG:en; X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BL2FFO11FD034; 1:maJE9mhtq0U4cOS6NqyFMx5BwJw9ONTxv81e2JULbP?= =?us-ascii?Q?WEhQzFbCG9Uf22x2bHTrIiZPZmP8vdDANy6o8gSo+bigGY50OpXLLp9AnmT2?= =?us-ascii?Q?s+LnpBNUUiZlVMTC/DbysJvILWbCuHuOHphQQjkG02XKyo0rNj5p90WU1Vsn?= =?us-ascii?Q?QJkzA92IYfdEHEn+EtKp6qNvfF0jHKIStrWzuomR1B/IyiwSDoEIKwpyiJtf?= =?us-ascii?Q?0kcw4c9Np9fC7jKIr5g3WeIR6NKufXSei0swnYw9WOALJOZRvZAyUiOJPNK+?= =?us-ascii?Q?4JQeyT0ElV0ILBQp7ffPJJa1Lfo497TvPMXU3UqS+oB/7uBjBWPTaPPD8RBK?= =?us-ascii?Q?AvGV1JdEkDHJ0UNc7IbQLXd3EXchV2QcrQJzyYY5Po2ZS0maMEeVIrK1bPAn?= =?us-ascii?Q?IwSChaUDTbdKs4bxs/XnhJuyEtW1oYx2op208iDJfmjKKo8W8qIJHmhdb5hD?= =?us-ascii?Q?DisVSYTP7ABDtpGqv1O60g4DqEXpvDrkj4b7Lhs2HtAAbJdUY+UROkOSHZtV?= =?us-ascii?Q?zGXuqYbkmYoAVqwQoaG/jyu1so6Pb1d4WuX9HsYFhiW1VJrUK/ER6jvUpeEo?= =?us-ascii?Q?bkZpQj8DWoOS1xLnfL3jtFlwlfpYThJlJxcs1ijAXhsp1vUjWt/LKAyugF1+?= =?us-ascii?Q?e/Qptqx9IWYwxL2Ry5BYM/ZbUcQ7oIYxJ+7wcS9JFs3VKLYX1f/v0mQXLG3V?= =?us-ascii?Q?0wChWV0+ZTDslDDW8dM7w2PKXMiA/8ozqSJ8LJLpn5NzTuh5ZmBDLaXosqG2?= =?us-ascii?Q?as5f1A/IbRGNsnNzmQqssrXBsAOjUq5BqxnQgpDiKxgFTFy6OpB/mn7mS+bM?= =?us-ascii?Q?SZMlHotg7mixYSql45+XL6nSZcOuuWsdZSd3LX55hOIXLUwNV0Z+UyDzh/IP?= =?us-ascii?Q?N5QSGvMGEEHCuKaZFHeB9+DsZodL7Djwd/AV0dXZ9cMz8ZoosD2vDYVaDmKi?= =?us-ascii?Q?fcsO5LfUV2NKX7FbL2E/r5DEc4QcKahqXKBrxpGYhmRz50aE7U9I7KZLn5+H?= =?us-ascii?Q?o6XjRUTpNY6S0aGcdCMbxPwhXBKxLJHKWoeoftwfWSrw=3D=3D?= MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: e4566249-322a-4e32-4a62-08d4cf33915e X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(300000500095)(300135000095)(300000501095)(300135300095)(22001)(300000502095)(300135100095)(300000503095)(300135400095)(2017052603031)(201703131430075)(201703131517081)(300000504095)(300135200095)(300000505095)(300135600095)(300000506095)(300135500095); SRVR:BN3PR0301MB0897; X-Microsoft-Exchange-Diagnostics: 1; BN3PR0301MB0897; 3:TBXIc73l1DTNKp9ZDKzZ11oq7G+QdsH05vxrU7pJUtVg1ZMYIjBcppC8YR45ThoFXPdTttnd0OiSw2ab0FqrCeRtcIYq/0ZITRBaINo8GqeuQ7QI8Em6qAp8PvdPKmgjI+C9WaTA4n+VHC1++6T9kXpnnh5FHJIw/XM6WzA+yeLK0fLnlySu2pvaGMa5iQCzXWVEGSdG5e/2TVBLfrWkNldt2bgcLHabcGH000BGK5WmewBHnev2KvJsKnk1RMz41JDbJHngmwzKFsw5iLw67gytxloWG5NU1Sfj0gsJzauJ389ErGpqzovUoTP6Fs+h1APg1azpJ8jlbRpmunjz6B8wE55jHcbBZdF3eyK+nazGhnrMGoc/Q7yQ6x9ZKLlSwPm72G0EL4C+7+4uITTto8yvAJH5LvFZGaqcUwOuaAoPczTvPonZp+SPmzQdX0KHzmD3E9BF6V8M5PRNgAiurYJwmWxyDg7cykivOyo97d+eeers8/TgNx4cqbK2ltXC+B3uaVCVJSfNlmm/H5SGy6uUY3W1I9gr8iQLI+l+xzJznT/teNI36HF4UaMmunXSb+muIxC9PSFw20ipbq0VIQ+b2MjfxmgkvUC3klPNIdKfXU8p7kENKvF274u+i4c/UmWKlZ/b2m9uhiiVir4UVnWuOmSfh0L+KSyG1YkTZPTKy/lUc0QC/e2zKQ7frMalpHX4eUoBewtTt0m7GJe6xsr+EwIvXWkHthjob9R4lqbXb9sDFkMPR7C1Pb1VY9i16laf3WLMejwvWYHURUyjDIVjgkByeq/zmTqIgvN5SravrGvOvlynBwRiBtNavN3/deeGuEaZIh4rUCUkbprU5425VnoVtSZqPrh+XHRn4U0= X-MS-TrafficTypeDiagnostic: BN3PR0301MB0897: X-Microsoft-Exchange-Diagnostics: 1; BN3PR0301MB0897; 25:oil5bVnOEvSB3R8SpOa1Yk0yra0FMMLU/cq5BdNmb73F6++dsiYbPVg9qP1RSAoxV+GrppGZu4/Px8dZc0KWqcLhLVNLKIWUOv7bgjGl+TfN3zDGfnoAb8twHNxj94hQEixLBRejZSmzZD0qTy9ovQoMKCUQkTa5BALgJm1PocQhRyLufeHK+i7olfBwdIHN4ZcPXHHprsjDJJbbUBDYlTWy9O7k69Tq2zPhU24PsNbwqY9idN8JoVevzRABxyymOnV8ATOqjwAPSSz+Y2Fz3GAtCjx0rA+OTaZEbFc+4Qe0keH1FIE0U7ecCEhrtKLE+h7GpYFtEzOGg9NxzRoDOuQ6LcZ4huZZnGc1fjYALyoRoJhgH6kTD8n5hfH5FwVVbyaJa4ZXFE6oqlAaHcDHPUOX5/ncR3dLWbP0gFKOxUuvqQW9CZ8L2o4uHdehsrE1qeO7Qx6IqZ+Jl23nbmG4Bos65ew3pdh5wOIEbA5US7F2pnFw+vL1ZtY0F9Dk0wMvO/dKwzUK0S74rMrVi1kDDXsNj1ewam8KOvdD+r5wGTcZlMbTZybSHO7phOW1deOZfiYT85m0qU/Y34+wb2lbRjjUhVR02HT/vQFJUZ9SK6EU9OquehSJqTpT66x4pzWY0jcIEYxgwsZ8i8XliPCbeqQuZsD+0QzGpVTswoprf75pU3+QEHhWZTpPLKHy0g88g+vlCln1OjpuX4VVpeniQ1RmnqP+8qZbh+jbJGvLKlGAuRtcMwyK73pXF6DaCqpfJu9AxxmF4ZAJ/D5f7KQCbqC8JO0EIrUH02iugV6qu1pol2MmipUD1vHygFR6UsHpafM1AaAbcFa4Xb+VvHpXY1qVJsHHp/I64Q53X1GZI1gct7NIvlsTIaprl6bc70EXgXYZMpqEUwy6Al002+A919trgFD3coC3GOGNELd4cSE= X-Microsoft-Exchange-Diagnostics: 1; BN3PR0301MB0897; 31:/U8nO1x572O2OKSnW6wXSOWVUk/UANmtmJKal3FvLcqyTOtkhnwl1uGyii4+KcTzJJNa8IZKcBQ54ZBKdfX34rP5PWl4bU130Ei2AEGMfKYqrxt6MGEY9zSJ/SoLmG+sh5ihb+/7GLp2jjVilu7I+BRp9aBNKP/jwcY/9b9z0BR1YkC0F9CpSh84k+WiU3vWvzjt4BjBCNzb8Rzseo8yhPnbmx/+df/vT9oVUl+8BdjdCWQI1hwkAd3aXBEfV0gHFFd0jN4moCVSuAxWXHLNt54RKinU0IGion5LeOPCOBD11+9A3oeospWgufhVpIvK/CSjb0BwIs2w13XaRkmct1Vr9hw5StN5JxbgmV3YGLizzgYpCcWKJpsV5XUXepQ/ruo7RAAtiDtdElo27jMbLShNbYBH3GQJ0fTLcnTUKzrbpHNIoDiBpwR1n1BnPqVYwtk2aNzv9TvQgkUFTXtFqtBwXiESo5ZPcrxWk4WHelIjdo5jqxkQBBGfzARkcVBI/hkPo9XSHtrgODnD1T43EjVSgNMMhWA/QAeqwr967UBPAiXaczObFUD18sgn4W2km36nCC0//Gxw+l9jIdoydpfqFsLzgDZgGNXucdXQLQBcM356F3UBuzuz1r2drdCXFZdlMZe132LF6RYy7/5sq94FFapfozfoQzy5KiDeBPmxYsZc8WgBWs3s7lmTjC6z8z4eewYWsNSrLNUM0RtfMw== X-Exchange-Antispam-Report-Test: UriScan:(125551606395959)(133145235818549)(236129657087228)(185117386973197)(148574349560750); X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6095135)(601004)(2401047)(2017060910075)(13016025)(5005006)(13018025)(8121501046)(3002001)(10201501046)(93006095)(93001095)(100000703101)(100105400095)(6055026)(6096035)(201703131430075)(201703131433075)(201703131441075)(201703131448075)(201703161259150)(20161123563025)(20161123565025)(20161123559100)(20161123561025)(20161123556025)(100000704101)(100105200095)(100000705101)(100105500095); SRVR:BN3PR0301MB0897; BCL:0; PCL:0; RULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(400006)(100000804101)(100110200095)(100000805101)(100110500095); SRVR:BN3PR0301MB0897; X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BN3PR0301MB0897; 4:RmR42UKFSiJ93Vi++S9/s0W5ToqyXy+YA0CURmsI?= =?us-ascii?Q?Q2azX6gAbJZuSnI81OjZfPdPHNMtkjpX0tLFkYIaiRV3FZ1J4LLMc3Hc26Le?= =?us-ascii?Q?mTZhT648V6SnQhOE7dxLdMI0JzEoTBtHx7m0wy/0dnVTWlFBNmSDv5akm7Fx?= =?us-ascii?Q?NfBki4BD3m2u9NVdiqxuHGQKR3Szc1V+af5I89uCzzwV+2QlX1m3VYAd471I?= =?us-ascii?Q?Y1zJwCuk65eKGrM0Bu97JWpSa2xPpkihQtdRMsOtQDMb2f1JXPeTFZzjHt6x?= =?us-ascii?Q?w9N2dTXyrkYFBejtLt8R5/+hfhVCOr6rNPH8hD0JTqji+25X+QcUql+ts0rS?= =?us-ascii?Q?MlBpGqqLBMWHajsrsBNc26iWVIWL91pKB1qhxDg7SP/TM35nNtw53Mu8QA/s?= =?us-ascii?Q?Fl+kQRvhcWS/aVl7ox3Gs5bEGjUmrNCtJ13NSJZJrKl67VZd4yuDocAcTD3X?= =?us-ascii?Q?fwHKyaNuK6nwpq9U/znhl4hhJA3zEL6VrpE/dR5NF4LDf2gBCJM2VN8nJQkH?= =?us-ascii?Q?Ewab/F1xy8A0wsR9jPN72xHULH3JVVbKlCBkJe2ENMHW0tngNWyoZlBZOSc0?= =?us-ascii?Q?GF9o+KY/eJQd7ZU1K0iEfxzMv0T6El0vnjQQzDv2qNuOqK4KPuCAqmoLCOoz?= =?us-ascii?Q?4oJoUUIga1bbU9TIPAS2qoY6VOR+mlsGgSWyZQmO6N/uyEug1E3bjUnyYXeB?= =?us-ascii?Q?V7t14uJhV1zsQlNIx/TyldoFk51w9yVPQrEb+0mM+hXWTKkbRTFa43td8Pr/?= =?us-ascii?Q?aK6e1nVoT+/C5kQ5z+GZrCIbLE/Ez1Z8z0VvlD0G3JCcnDzvieWN3i/xq3UJ?= =?us-ascii?Q?UqsZa8nJkCXFUXoTUXUZP41s5PVQg/4jqUNHSW+0eDELz1KanIu8JWkQppYq?= =?us-ascii?Q?mynYnj5aWqiYOMCmDORHwcGuj9y2EwIY1s57A73M2qPNCEDOLjgmc/JZRZVJ?= =?us-ascii?Q?vVnni+wlWDfgoFjz/KPXjIDcz2zJ+5gDEWF8dV4ClSXVAM9C6v+YsudRZV1b?= =?us-ascii?Q?/dINw0tjt7onJ5nYi6eEhEpfgFo1yLp54MiIA8uMrdT1Pw7DMyDiSv7aE7Cd?= =?us-ascii?Q?SmAFW2W6fxLOBGc9ZRHvQSbb+QiA5a6F1fv4M0ML7RZ0NtmGRY2fcEcjXGVq?= =?us-ascii?Q?E0b2GXFlPGTE0xaVjP5V5E77PvYZPHsujX5uOLrupMCguAwSwpjEK4KvZqyM?= =?us-ascii?Q?g2Dz7OIT/unoxa+0vtk0FJU0ZPAeMzJvm6AVWW+6PJ1ff6Rb3Ps9uOcBUNBy?= =?us-ascii?Q?+DrnB6sCFwwrg/sEjontC19PGHqIbwhKlhyLNZ6MDQVQctGqKp6vFgKrNzFg?= =?us-ascii?Q?xPRwIGWLxe+QhRMY9M3rx6FAS6wTIqvzPWPy1qLqeVYMDxO7Kp1OXwZZb5fp?= =?us-ascii?Q?kEu9zKakWgqJUMNIGLDWu7qtiKSIuELcuCupSNp6lZorOmgMN1GgEMqq89Wu?= =?us-ascii?Q?dsoKJP8OxPq2Z82NfBAemLDEoS75W0M=3D?= X-Forefront-PRVS: 0374433C81 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BN3PR0301MB0897; 23:s6EJticd434Mz3v4BcbDecZnwLgWjqkhpe3gej9?= =?us-ascii?Q?Xdg2t28WHdGxeckOg7ci+u8yVU1ws5WPdyIHp7JRJ3IR1+QWKOnz7eUnOBSA?= =?us-ascii?Q?CypOm0M0cR6ejei8l/x08BgxEmq7VgGI+aZQsyi1zAhj8Ax5tcSFmz5Y8ahn?= =?us-ascii?Q?XuSDeLMzdeAkxufaGTWvsn1/ObiMNp9HvBfIR9FfdIufkC5q5cXbbovHjP69?= =?us-ascii?Q?rnPccAQeiX+tSbeb+h20hbDlfFdWCb2MQooVBtVCGIu4MhDVOgTz68KDpPTX?= =?us-ascii?Q?pPZg6RT4Th+wL6kFZmSnHnh0lK3L+RWuB83VDvYKmg4feOsV8QyPHVIoFAVG?= =?us-ascii?Q?mstbPIkYpYobM/uKcM0CA39O26jpVJBDgjm/XmHwfCa41urAN6EOJEMwrKn4?= =?us-ascii?Q?Fm2lcMBuk3w4MuARzzjpW102aqrZ1zsmnEGAaRshZIkusAjWDKem3QHRB7B+?= =?us-ascii?Q?SaPs71Zu5s3iMWOwKnMDNyM6ngewIP+WK5cKYZvhYiM80wTocq1Y4+zEq0gg?= =?us-ascii?Q?JfDGM5HH2A48mPOkkU95PB6Wj4r4Hyr9CQkyVITnpqqIa5CiW/coyy7ZIHyb?= =?us-ascii?Q?l0wDXinJpRi4gWgFlhQgkmw5wZrqcE/geG14ErVRPD6PZPPh9qE9lj5KfRuC?= =?us-ascii?Q?8jt6JPurJ9wgIc7UtlAvkcJLkjI+xMtwLJZKfRfvKm6h5nKxsgqjgoqRm230?= =?us-ascii?Q?9fXCXP5MaDkTzRFLVdDvN5hsUeaF5nXMi1BaI8wM8IAvgkwWqxu77oIgu9uw?= =?us-ascii?Q?FGbiLcAKBc3RTpmwjJBgTvJTzLlXzuA6Hgw6nGq+kvDRi3g9BlnI6S7aMPsc?= =?us-ascii?Q?+cXEkft/Y8Q+0zsfASqEZa8Exuf1ItvOSF8OQtImhWD4DnbG1VisW97brrzQ?= =?us-ascii?Q?O3Oz3WFXgiDZOme/YR7kua1q4mr9oTc/6QCE8t7N8zwrqDEbM+f77B9vj16i?= =?us-ascii?Q?p+SCL+IdF11s8e6kQJuYK1G+xzjzREmCkrUW0tGvGJOAq79gt5aIbtNDpxYa?= =?us-ascii?Q?vxQnic2oDCoDG5HeFBEJs49ODL8ToZD9Z5178pXzqERIJCpol0UF46m6X0fH?= =?us-ascii?Q?UVReeIN8fdYHIMOp4N9sVk5HPpkqpm3CVey6LfacO9T363TDzVZsG2wJrQbu?= =?us-ascii?Q?ynS62tnbCp4Wa2T2nO8b/7zKp7J0TLTXokpiXcTW6By0StMF3oDYC8bmGmj+?= =?us-ascii?Q?uZf2OtiRF9FugiyG3cNzzmz11UvNOuUG747x6JogiM2EZVUeO6qVT4OWk7VU?= =?us-ascii?Q?dLG6f9ERh4tTRuBJpGuNgQtDENfhxy62Wsm65uv08tDqhnpVNN58j1iipd5k?= =?us-ascii?Q?4Jw=3D=3D?= X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; BN3PR0301MB0897; 6:CkhmW+z8P+woSjIqbm7RtK8zlMYizwq5zY2SDUO+?= =?us-ascii?Q?rskeeVh3kCBr1rdLpYhX6hsiO4yzVwDoBWrcNt0VllI1YY8v9EHNc9PIzFCj?= =?us-ascii?Q?9CN18PGG2rE8v1Yo6dVBigeUnmM4MpdMe+v1Ozm9GlS4kMmxVEgJKfpd86o+?= =?us-ascii?Q?MyXcNN13Ac+gExAX/CDTIiueKqlJaA+gMc3Pt6/AeiYFih40CXVkevLUrOQa?= =?us-ascii?Q?qc3OHGcMqdiVC6OEh+wZ5zRP8DVqGapLhVIyAhpTGtUpn3iq3d3kgGpfK+Ky?= =?us-ascii?Q?mT+Sc+84FE/uxBIDfnd1fHnX6FbxjtVy390AmzGcxuB6PE9Ayx8xbXLR6jTA?= =?us-ascii?Q?B5culFgAkpAdjFJ0Ax98L1d/FtwZgN+GV8uY19zRc6hCZAV3gXWf+/h6N7X7?= =?us-ascii?Q?07vsChiCazmi0BjbZrm/9YySgLqZAZJpsbun9MH8uJOXwdNouWwnEf2Odpj/?= =?us-ascii?Q?y+lsJVxU2VgMPlXyqwi6voidko5HqBxwBRQAY7OmID+eR/SE9Tr/8gAfS4R7?= =?us-ascii?Q?Uu/WKjDJIg6Ifh/mY724zQEc7OrsInzdKa0GVzfpSn8XYwIlubj7EJqS/RD1?= =?us-ascii?Q?XYry66HzNOyK+kspWxiqz2pYK6hVk2j3POYRltyhjf9aFluO8nWROaq70rw8?= =?us-ascii?Q?7zA261pp9SYtKyyIS0S89I4f5wZWadYiW7JOM0O+HAjiEsKB9aZfnVwqq4Am?= =?us-ascii?Q?iasDFSbMXvXIhZ0DptvpWzQJIIDhbkn7HlyZ3LUTvQvGr5Osrsn/zUbxCp9r?= =?us-ascii?Q?z1ywrONU1SJDyscSe2pposu5DgFm3PNm9Jbp7wVBX9V4HZh8rGi1XT+98DHg?= =?us-ascii?Q?QUkDs9vuremE+xlQdMahe//7BXcERhnkUKcnRyoyJH0/HgWMZUw6AQahaPwZ?= =?us-ascii?Q?nGQPT3wPbkiucr31sV/4cz0BftR7mDVqcOFYum8ZhJkHO1Zoz5pAh1x921xL?= =?us-ascii?Q?/I6CgDaZ9DalvQIcmMMR8N934F/TH2r2YwKAmUSo2G7oleVP710nsQEdhDFG?= =?us-ascii?Q?VWQ=3D?= X-Microsoft-Exchange-Diagnostics: 1; BN3PR0301MB0897; 5:oRQuI24/BDOVfn6N5yDFQdEHpDlgbGrOGiKQ+m6wIrXzLwYn18qPyw0QihUpSL3DnlYZKWeX6aQJUFO9PdfapJWt7RW7jBrbHfLAVUirGOdU/0ELkSuWKnR9Nzbwiq08JHbnA+zg/I/swCs/kBaQBst1+/1hMMcoLmhSONEowmGODBIeT0Cg/f4A2YYC9k8yXxWavhtb3FC+fYWYEkY7rDob+yPQlcxEKQd3V4jj9iPCYxtnEl6npRPAj7dUq9TPMIH/EIfqpBgsQMLfxagmhaGiAX/P7wY1drqZRLu4psMlCOMhMOeNxEbJH1lHWxT5uZU/pqUwIAsDKWqCoUS4AiDcRxHCfVXkFJqgLAzS4m1Xq+aBW/pdDFrazmAWgtE9JfI0gEwJvhA96rDoZ9ToAUHsLSWat16sZd9OSx8YOulnC3bIuFH1gZi/7L1cbohDKGBorXi3aNcvtRAerANJOI61z/X7bgArwJV9BST6I6g3AwucauU0uvg5NLNdDilEdqOYkN65N1C+PaJdqP0gTA==; 24:cwXoKvHgaMWXq5ZX21U1WHHJxpQliTaHj9Vi6lkzghb0psayU8Ro1Tl4bQnzYMLUBo2DGtVj2FfdZ106norWGZ+0wfwcJIdPoh9bGCSxzr8= SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1; BN3PR0301MB0897; 7:qW9keYGB2rCd6oKkmzvVQk2D6/jnaZTI7FRCZBw4LGWYVRYXSnt57V5ZjfNk/SrhcJmRPexEhTGKYG3ZOqxxZ9QDSKh6ke5fhGCp42Y/+2YHYTpgQLPSOYfOsxUt8tGEQp6jMVjLALIW1X7dZz3OC/ejNyE7pJgLSlwhBJmT5q6oO+vBVBm+Mv3aq9ThwSEw+wHKtYUZ25VcgaGf5C+/GEa8nRMqgHupbrDK3MolNV9IrMX15zBsAQ4oEJH1i4KP38wuop9srTgr2ZWKVSZg5BBXctqkHO2ioKoPBZEKThuulkagYYLtqWkHnVGwhmZ6TusKc3Cw5jkgcpeRcsTjOVOnWx+JnbcyX+6V0Ubfzzxy2xOVyvpvEzISwdsNv+AeiQPbgsGwQ7IlIG7JKqNfTVZhFgxIW9Bt6Zg0iCmTa+CxSSJ+nEPo4fi7No9hQwG0jNDihLfAoUTztVu7NgM1PdVx7ywQZ4NIsLKN5I1syaslY2eLcGUcg5nFFaapJudH9Dc90dUiJGdH6WagkGcC1zXb1EmsqxMwVF1kFCbGR25VpAsE9CWTGfuASWDaG27kcEsyleBrAI//mFEbg06zer9SVw28dL9rHwk3HfCR2APt8yQvfz0f9TiSGgdvPbq7E0QyCGtFV7BTt1SJ8x6CdG/oswd+SDX9rsc+XLj2yAzovA/wp0KjTn0Uc7fx32HdQPMl+VX+JWmJOSR3jjkoHMH46U2ZIUwouUDo56zg1fVI/dVXCzn2HNzGZzMUdhIHGmiZgnyTV9Bs0suIKMhx2eJgCa9Ukk5/JGOF8UbDM2U= X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Jul 2017 05:52:55.2900 (UTC) X-MS-Exchange-CrossTenant-Id: 5afe0b00-7697-4969-b663-5eab37d5f47e X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=5afe0b00-7697-4969-b663-5eab37d5f47e; Ip=[192.88.158.2]; Helo=[az84smr01.freescale.net] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN3PR0301MB0897 Subject: [U-Boot] [PATCH v3 1/3] armv8:fsl-layerscape: Consolidate registers space defination for CCI-400 bus X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" CoreLink Cache Coherent Interconnect (CCI) is ARM BUS which provides full cache coherency between two clusters of multi-core CPUs and I/O coherency for devices and I/O masters. This patch add new CONFIG defination "SYS_FSL_HAS_CCI400" and moves existing register space definaton of CCI-400 bus from immap_lsch2 to fsl_immap, so that it can be used for both chasis 2 and chasis 3. "CONFIG_SYS_CCI400_ADDR" is depricated and new SYS_CCI400_OFFSET is introduced in Kconfig Signed-off-by: Ashish Kumar Signed-off-by: Prabhakar Kushwaha --- v3: This is v3 for https://patchwork.ozlabs.org/patch/731464/ README | 9 ++++ arch/arm/cpu/armv8/fsl-layerscape/Kconfig | 13 ++++++ arch/arm/cpu/armv8/fsl-layerscape/cpu.c | 1 + arch/arm/cpu/armv8/fsl-layerscape/soc.c | 10 +++-- .../include/asm/arch-fsl-layerscape/immap_lsch2.h | 49 --------------------- board/freescale/ls1012afrdm/ls1012afrdm.c | 4 +- board/freescale/ls1012aqds/ls1012aqds.c | 4 +- board/freescale/ls1012ardb/ls1012ardb.c | 3 +- board/freescale/ls1021aqds/ls1021aqds.c | 9 ++-- include/fsl_immap.h | 51 ++++++++++++++++++++++ 10 files changed, 94 insertions(+), 59 deletions(-) diff --git a/README b/README index c73f6dd..165f403 100644 --- a/README +++ b/README @@ -312,6 +312,15 @@ Many of the options are named exactly as the corresponding Linux kernel configuration options. The intention is to make it easier to build a config tool - later. +- ARM Platform Bus Type(CCI): + CoreLink Cache Coherent Interconnect (CCI) is ARM BUS which + provides full cache coherency between two clusters of multi-core + CPUs and I/O coherency for devices and I/O masters + + CONFIG_SYS_FSL_HAS_CCI400 + + Defined For SoC that has cache coherent interconnect + CCN-400 The following options need to be configured: diff --git a/arch/arm/cpu/armv8/fsl-layerscape/Kconfig b/arch/arm/cpu/armv8/fsl-layerscape/Kconfig index 5825f9b..1132969 100644 --- a/arch/arm/cpu/armv8/fsl-layerscape/Kconfig +++ b/arch/arm/cpu/armv8/fsl-layerscape/Kconfig @@ -84,6 +84,7 @@ config ARCH_LS2080A config FSL_LSCH2 bool + select SYS_FSL_HAS_CCI400 select SYS_FSL_HAS_SEC select SYS_FSL_SEC_COMPAT_5 select SYS_FSL_SEC_BE @@ -247,6 +248,15 @@ config QSPI_AHB_INIT But some QSPI flash size up to 64MBytes, so initialize the QSPI AHB bus for those flashes to support the full QSPI flash size. +config SYS_CCI400_OFFSET + hex "Offset for CCI400 base" + depends on SYS_FSL_HAS_CCI400 + default 0x3090000 if ARCH_LS1088A + default 0x180000 if FSL_LSCH2 + help + Offset for CCI400 base + CCI400 base addr = CCSRBAR + CCI400_OFFSET + config SYS_FSL_IFC_BANK_COUNT int "Maximum banks of Integrated flash controller" depends on ARCH_LS1043A || ARCH_LS1046A || ARCH_LS2080A @@ -254,6 +264,9 @@ config SYS_FSL_IFC_BANK_COUNT default 4 if ARCH_LS1046A default 8 if ARCH_LS2080A +config SYS_FSL_HAS_CCI400 + bool + config SYS_FSL_HAS_DP_DDR bool diff --git a/arch/arm/cpu/armv8/fsl-layerscape/cpu.c b/arch/arm/cpu/armv8/fsl-layerscape/cpu.c index c6fede3..f38e388 100644 --- a/arch/arm/cpu/armv8/fsl-layerscape/cpu.c +++ b/arch/arm/cpu/armv8/fsl-layerscape/cpu.c @@ -214,6 +214,7 @@ static inline void final_mmu_setup(void) } } #endif +#include /* Reset the fill ptr */ gd->arch.tlb_fillptr = tlb_addr_save; diff --git a/arch/arm/cpu/armv8/fsl-layerscape/soc.c b/arch/arm/cpu/armv8/fsl-layerscape/soc.c index aee1ffa..ddb7d82 100644 --- a/arch/arm/cpu/armv8/fsl-layerscape/soc.c +++ b/arch/arm/cpu/armv8/fsl-layerscape/soc.c @@ -5,6 +5,7 @@ */ #include +#include #include #include #include @@ -285,7 +286,8 @@ static void erratum_a008850_early(void) { #ifdef CONFIG_SYS_FSL_ERRATUM_A008850 /* part 1 of 2 */ - struct ccsr_cci400 __iomem *cci = (void *)CONFIG_SYS_CCI400_ADDR; + struct ccsr_cci400 __iomem *cci = (void *)(CONFIG_SYS_IMMR + + CONFIG_SYS_CCI400_OFFSET); struct ccsr_ddr __iomem *ddr = (void *)CONFIG_SYS_FSL_DDR_ADDR; /* Skip if running at lower exception level */ @@ -304,7 +306,8 @@ void erratum_a008850_post(void) { #ifdef CONFIG_SYS_FSL_ERRATUM_A008850 /* part 2 of 2 */ - struct ccsr_cci400 __iomem *cci = (void *)CONFIG_SYS_CCI400_ADDR; + struct ccsr_cci400 __iomem *cci = (void *)(CONFIG_SYS_IMMR + + CONFIG_SYS_CCI400_OFFSET); struct ccsr_ddr __iomem *ddr = (void *)CONFIG_SYS_FSL_DDR_ADDR; u32 tmp; @@ -439,7 +442,8 @@ int setup_chip_volt(void) void fsl_lsch2_early_init_f(void) { - struct ccsr_cci400 *cci = (struct ccsr_cci400 *)CONFIG_SYS_CCI400_ADDR; + struct ccsr_cci400 *cci = (struct ccsr_cci400 *)(CONFIG_SYS_IMMR + + CONFIG_SYS_CCI400_OFFSET); struct ccsr_scfg *scfg = (struct ccsr_scfg *)CONFIG_SYS_FSL_SCFG_ADDR; #ifdef CONFIG_LAYERSCAPE_NS_ACCESS diff --git a/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h b/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h index 8ad199f..560ad4e 100644 --- a/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h +++ b/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h @@ -15,7 +15,6 @@ #define CONFIG_SYS_DCSR_COP_CCP_ADDR (CONFIG_SYS_DCSRBAR + 0x02008040) #define CONFIG_SYS_FSL_DDR_ADDR (CONFIG_SYS_IMMR + 0x00080000) -#define CONFIG_SYS_CCI400_ADDR (CONFIG_SYS_IMMR + 0x00180000) #define CONFIG_SYS_GIC400_ADDR (CONFIG_SYS_IMMR + 0x00400000) #define CONFIG_SYS_IFC_ADDR (CONFIG_SYS_IMMR + 0x00530000) #define SYS_FSL_QSPI_ADDR (CONFIG_SYS_IMMR + 0x00550000) @@ -543,54 +542,6 @@ struct ccsr_serdes { u8 res_19a0[0x2000-0x19a0]; /* from 0x19a0 to 0x1fff */ }; -#define CCI400_CTRLORD_TERM_BARRIER 0x00000008 -#define CCI400_CTRLORD_EN_BARRIER 0 -#define CCI400_SHAORD_NON_SHAREABLE 0x00000002 -#define CCI400_DVM_MESSAGE_REQ_EN 0x00000002 -#define CCI400_SNOOP_REQ_EN 0x00000001 - -/* CCI-400 registers */ -struct ccsr_cci400 { - u32 ctrl_ord; /* Control Override */ - u32 spec_ctrl; /* Speculation Control */ - u32 secure_access; /* Secure Access */ - u32 status; /* Status */ - u32 impr_err; /* Imprecise Error */ - u8 res_14[0x100 - 0x14]; - u32 pmcr; /* Performance Monitor Control */ - u8 res_104[0xfd0 - 0x104]; - u32 pid[8]; /* Peripheral ID */ - u32 cid[4]; /* Component ID */ - struct { - u32 snoop_ctrl; /* Snoop Control */ - u32 sha_ord; /* Shareable Override */ - u8 res_1008[0x1100 - 0x1008]; - u32 rc_qos_ord; /* read channel QoS Value Override */ - u32 wc_qos_ord; /* read channel QoS Value Override */ - u8 res_1108[0x110c - 0x1108]; - u32 qos_ctrl; /* QoS Control */ - u32 max_ot; /* Max OT */ - u8 res_1114[0x1130 - 0x1114]; - u32 target_lat; /* Target Latency */ - u32 latency_regu; /* Latency Regulation */ - u32 qos_range; /* QoS Range */ - u8 res_113c[0x2000 - 0x113c]; - } slave[5]; /* Slave Interface */ - u8 res_6000[0x9004 - 0x6000]; - u32 cycle_counter; /* Cycle counter */ - u32 count_ctrl; /* Count Control */ - u32 overflow_status; /* Overflow Flag Status */ - u8 res_9010[0xa000 - 0x9010]; - struct { - u32 event_select; /* Event Select */ - u32 event_count; /* Event Count */ - u32 counter_ctrl; /* Counter Control */ - u32 overflow_status; /* Overflow Flag Status */ - u8 res_a010[0xb000 - 0xa010]; - } pcounter[4]; /* Performance Counter */ - u8 res_e004[0x10000 - 0xe004]; -}; - /* MMU 500 */ #define SMMU_SCR0 (SMMU_BASE + 0x0) #define SMMU_SCR1 (SMMU_BASE + 0x4) diff --git a/board/freescale/ls1012afrdm/ls1012afrdm.c b/board/freescale/ls1012afrdm/ls1012afrdm.c index 25d22d2..9afd1c4 100644 --- a/board/freescale/ls1012afrdm/ls1012afrdm.c +++ b/board/freescale/ls1012afrdm/ls1012afrdm.c @@ -71,7 +71,9 @@ int board_early_init_f(void) int board_init(void) { - struct ccsr_cci400 *cci = (struct ccsr_cci400 *)CONFIG_SYS_CCI400_ADDR; + struct ccsr_cci400 *cci = (struct ccsr_cci400 *)(CONFIG_SYS_IMMR + + CONFIG_SYS_CCI400_OFFSET); + /* * Set CCI-400 control override register to enable barrier * transaction diff --git a/board/freescale/ls1012aqds/ls1012aqds.c b/board/freescale/ls1012aqds/ls1012aqds.c index 97ab340..406194d 100644 --- a/board/freescale/ls1012aqds/ls1012aqds.c +++ b/board/freescale/ls1012aqds/ls1012aqds.c @@ -106,8 +106,8 @@ int misc_init_r(void) int board_init(void) { - struct ccsr_cci400 *cci = (struct ccsr_cci400 *) - CONFIG_SYS_CCI400_ADDR; + struct ccsr_cci400 *cci = (struct ccsr_cci400 *)(CONFIG_SYS_IMMR + + CONFIG_SYS_CCI400_OFFSET); /* Set CCI-400 control override register to enable barrier * transaction */ diff --git a/board/freescale/ls1012ardb/ls1012ardb.c b/board/freescale/ls1012ardb/ls1012ardb.c index a21e4c4..c6c1c71 100644 --- a/board/freescale/ls1012ardb/ls1012ardb.c +++ b/board/freescale/ls1012ardb/ls1012ardb.c @@ -104,7 +104,8 @@ int board_early_init_f(void) int board_init(void) { - struct ccsr_cci400 *cci = (struct ccsr_cci400 *)CONFIG_SYS_CCI400_ADDR; + struct ccsr_cci400 *cci = (struct ccsr_cci400 *)(CONFIG_SYS_IMMR + + CONFIG_SYS_CCI400_OFFSET); /* * Set CCI-400 control override register to enable barrier * transaction diff --git a/board/freescale/ls1021aqds/ls1021aqds.c b/board/freescale/ls1021aqds/ls1021aqds.c index d81d8ab..8b3f4ad 100644 --- a/board/freescale/ls1021aqds/ls1021aqds.c +++ b/board/freescale/ls1021aqds/ls1021aqds.c @@ -204,7 +204,8 @@ int board_early_init_f(void) #ifdef CONFIG_SPL_BUILD void board_init_f(ulong dummy) { - struct ccsr_cci400 *cci = (struct ccsr_cci400 *)CONFIG_SYS_CCI400_ADDR; + struct ccsr_cci400 *cci = (struct ccsr_cci400 *)(CONFIG_SYS_IMMR + + CONFIG_SYS_CCI400_OFFSET); unsigned int major; #ifdef CONFIG_NAND_BOOT @@ -425,7 +426,8 @@ int misc_init_r(void) int board_init(void) { - struct ccsr_cci400 *cci = (struct ccsr_cci400 *)CONFIG_SYS_CCI400_ADDR; + struct ccsr_cci400 *cci = (struct ccsr_cci400 *)(CONFIG_SYS_IMMR + + CONFIG_SYS_CCI400_OFFSET); unsigned int major; #ifdef CONFIG_SYS_FSL_ERRATUM_A010315 @@ -460,7 +462,8 @@ int board_init(void) #if defined(CONFIG_DEEP_SLEEP) void board_sleep_prepare(void) { - struct ccsr_cci400 __iomem *cci = (void *)CONFIG_SYS_CCI400_ADDR; + struct ccsr_cci400 __iomem *cci = (void *)(CONFIG_SYS_IMMR + + CONFIG_SYS_CCI400_OFFSET); unsigned int major; major = get_soc_major_rev(); diff --git a/include/fsl_immap.h b/include/fsl_immap.h index b1c4fe7..4f5a19c 100644 --- a/include/fsl_immap.h +++ b/include/fsl_immap.h @@ -133,4 +133,55 @@ struct ccsr_ddr { u8 res_e5c[164]; u32 debug[64]; /* debug_1 to debug_64 */ }; + +#ifdef CONFIG_SYS_FSL_HAS_CCI400 +#define CCI400_CTRLORD_TERM_BARRIER 0x00000008 +#define CCI400_CTRLORD_EN_BARRIER 0 +#define CCI400_SHAORD_NON_SHAREABLE 0x00000002 +#define CCI400_DVM_MESSAGE_REQ_EN 0x00000002 +#define CCI400_SNOOP_REQ_EN 0x00000001 + +/* CCI-400 registers */ +struct ccsr_cci400 { + u32 ctrl_ord; /* Control Override */ + u32 spec_ctrl; /* Speculation Control */ + u32 secure_access; /* Secure Access */ + u32 status; /* Status */ + u32 impr_err; /* Imprecise Error */ + u8 res_14[0x100 - 0x14]; + u32 pmcr; /* Performance Monitor Control */ + u8 res_104[0xfd0 - 0x104]; + u32 pid[8]; /* Peripheral ID */ + u32 cid[4]; /* Component ID */ + struct { + u32 snoop_ctrl; /* Snoop Control */ + u32 sha_ord; /* Shareable Override */ + u8 res_1008[0x1100 - 0x1008]; + u32 rc_qos_ord; /* read channel QoS Value Override */ + u32 wc_qos_ord; /* read channel QoS Value Override */ + u8 res_1108[0x110c - 0x1108]; + u32 qos_ctrl; /* QoS Control */ + u32 max_ot; /* Max OT */ + u8 res_1114[0x1130 - 0x1114]; + u32 target_lat; /* Target Latency */ + u32 latency_regu; /* Latency Regulation */ + u32 qos_range; /* QoS Range */ + u8 res_113c[0x2000 - 0x113c]; + } slave[5]; /* Slave Interface */ + u8 res_6000[0x9004 - 0x6000]; + u32 cycle_counter; /* Cycle counter */ + u32 count_ctrl; /* Count Control */ + u32 overflow_status; /* Overflow Flag Status */ + u8 res_9010[0xa000 - 0x9010]; + struct { + u32 event_select; /* Event Select */ + u32 event_count; /* Event Count */ + u32 counter_ctrl; /* Counter Control */ + u32 overflow_status; /* Overflow Flag Status */ + u8 res_a010[0xb000 - 0xa010]; + } pcounter[4]; /* Performance Counter */ + u8 res_e004[0x10000 - 0xe004]; +}; +#endif + #endif /* __FSL_IMMAP_H */