From patchwork Mon Jan 30 11:00:33 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Prabhakar Kushwaha X-Patchwork-Id: 721396 X-Patchwork-Delegate: yorksun@freescale.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from theia.denx.de (theia.denx.de [85.214.87.163]) by ozlabs.org (Postfix) with ESMTP id 3vBmg63rzMz9s3s for ; Mon, 30 Jan 2017 22:01:54 +1100 (AEDT) Received: from localhost (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id F16344AE22; Mon, 30 Jan 2017 12:01:52 +0100 (CET) Received: from theia.denx.de ([127.0.0.1]) by localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id uLWmL7p2UqMj; Mon, 30 Jan 2017 12:01:52 +0100 (CET) Received: from theia.denx.de (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id 678364AB68; Mon, 30 Jan 2017 12:01:52 +0100 (CET) Received: from localhost (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id EB5BC4ACA6 for ; Mon, 30 Jan 2017 12:01:47 +0100 (CET) Received: from theia.denx.de ([127.0.0.1]) by localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id 07B12eW1amRl for ; Mon, 30 Jan 2017 12:01:47 +0100 (CET) X-policyd-weight: NOT_IN_SBL_XBL_SPAMHAUS=-1.5 NOT_IN_SPAMCOP=-1.5 NOT_IN_BL_NJABL=-1.5 (only DNSBL check requested) Received: from NAM02-SN1-obe.outbound.protection.outlook.com (mail-sn1nam02on0048.outbound.protection.outlook.com [104.47.36.48]) by theia.denx.de (Postfix) with ESMTPS id 219A24AAD2 for ; Mon, 30 Jan 2017 12:01:43 +0100 (CET) Received: from DM5PR03CA0022.namprd03.prod.outlook.com (10.175.104.32) by CY4PR03MB2469.namprd03.prod.outlook.com (10.168.163.147) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P384) id 15.1.860.13; Mon, 30 Jan 2017 11:01:41 +0000 Received: from BN1AFFO11FD037.protection.gbl (2a01:111:f400:7c10::136) by DM5PR03CA0022.outlook.office365.com (2603:10b6:3:118::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P384) id 15.1.874.12 via Frontend Transport; Mon, 30 Jan 2017 11:01:41 +0000 Authentication-Results: spf=fail (sender IP is 192.88.158.2) smtp.mailfrom=nxp.com; nxp.com; dkim=none (message not signed) header.d=none; nxp.com; dmarc=fail action=none header.from=nxp.com; nxp.com; dkim=none (message not signed) header.d=none; Received-SPF: Fail (protection.outlook.com: domain of nxp.com does not designate 192.88.158.2 as permitted sender) receiver=protection.outlook.com; client-ip=192.88.158.2; helo=az84smr01.freescale.net; Received: from az84smr01.freescale.net (192.88.158.2) by BN1AFFO11FD037.mail.protection.outlook.com (10.58.52.241) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.874.2 via Frontend Transport; Mon, 30 Jan 2017 11:01:40 +0000 Received: from b32579-VirtualBox.ap.freescale.net ([10.232.40.57]) by az84smr01.freescale.net (8.14.3/8.14.0) with ESMTP id v0UB1YVP007906; Mon, 30 Jan 2017 04:01:37 -0700 From: Prabhakar Kushwaha To: Date: Mon, 30 Jan 2017 16:30:33 +0530 Message-ID: <1485774033-8214-1-git-send-email-prabhakar.kushwaha@nxp.com> X-Mailer: git-send-email 2.7.4 X-EOPAttributedMessage: 0 X-Matching-Connectors: 131302477009233112; (91ab9b29-cfa4-454e-5278-08d120cd25b8); () X-Forefront-Antispam-Report: CIP:192.88.158.2; IPV:NLI; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(6009001)(336005)(7916002)(39410400002)(39840400002)(39380400002)(39850400002)(39400400002)(39860400002)(39450400003)(2980300002)(1109001)(1110001)(339900001)(189002)(199003)(33646002)(85426001)(8656002)(356003)(47776003)(6916009)(5660300001)(6666003)(53936002)(68736007)(97736004)(69596002)(50986999)(81166006)(8676002)(2906002)(50226002)(104016004)(575784001)(38730400001)(110136003)(626004)(36756003)(81156014)(86362001)(54906002)(8936002)(4326007)(189998001)(5003940100001)(92566002)(50466002)(48376002)(77096006)(105606002)(2351001)(305945005)(106466001); DIR:OUT; SFP:1101; SCL:1; SRVR:CY4PR03MB2469; H:az84smr01.freescale.net; FPR:; SPF:Fail; PTR:InfoDomainNonexistent; MX:1; A:1; LANG:en; X-Microsoft-Exchange-Diagnostics: 1; BN1AFFO11FD037; 1:VrHoaIPJggPzRyH7hneqz52M0+mUQJmyyLCcTu4KpydpeZbLQCwIo+hp7mvQ/BCf4DJ8KD1VQM5fKzrbe1RNO4LQB312+nNXrtj/FB6tr2dpCHcESXz4IcUaySsPyt4Pk5vpsHNtkNthWHLFpwBZxrJIvuZpo90LSbercZUtubwopaBbZ3ZfFa6CS9+sJbB+ahzdoBqj9aaS7LgMqhi7L7NONE2E/XUW5staLvdmaoYRhFMUl44OLgB9GOhhMOmx3GZdgFVxxBn953l2mMwAaybXOrAUQdPuLbuE+bJ1oKl5xvaWoIfuwrUMYMkjyNOdeD0teBQ5Lo577HMRlkMWl4OsMITO1UU1/Fsy3sc4pQ8bDE07liCMOqW9HAKkqL/AodPwfFZZCQnrCX7CUbnhIkSFPmwSh3UgyV4GMRhUVSXar+ovHE4WiBAQtUAI6AA9ytJEQqt9FNvVaY5BAFx+0kaabvQT4DPHnXLVwVKMkc2c6ElMRmuPGdntYyJMAOy5CCn+0OMXWOclSOW4AF9rnElJYIOrjRi+rysvMtrzfMhSrmyWGhYtkndEoh3/98iwzkRN28+JknIR1yCdie3cbkIw4+QqNQqDKpgRfi3MqUD0SOAS2w104bHngj5ta5SbKyW312JLe50bEM8n1UEBIAvheRQW38BkJP2g0hSBzNC4EVHyliZB8rcPxu83oQsJJJEhj1S3lUi7cG2VI4JVxA== MIME-Version: 1.0 X-MS-Office365-Filtering-Correlation-Id: 8464f12d-52ee-45b3-99d0-08d448ff5ea7 X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(22001); SRVR:CY4PR03MB2469; X-Microsoft-Exchange-Diagnostics: 1; CY4PR03MB2469; 3:Lh2a8L7JrkkaN71o7WteP/fZkqcagGZzfhY2YNGgYeVDrggXlPIO5EeAO7wmZhY7L56ibZT151uU1rzBZPpdUdjnKMAvYajo9o7hfX/HSnrv+6JndMf1VVb3zfdVdEklu1OdqYXt6zdfU0T88mTa0azq8CdGpIbpVqK7CUcLYM1tLADJLTSVeqYdFff9pe1zeN5aU377qAJ0kzLSHx6K2lrjjzATRg4jhdnVRTRP/er8qG36LTbnAzm1gm7HCr0ivk3sfy3hw99YKAoqtmmYMW42KMEewRRMw1RUFhmHvzGfSiXy+ig5VmAqkuChmXjJOHwkS2g6niOF0orqVjYB42nAHO9wIjC74BOkj3aFbO0=; 25:uIhjyBTS3IwxYC5d1zm31obmPtX2cgJB8wfqqdGaB4M+pV4RlI32zal0sjn/YHCZRFsIFX0PEmLTb0PWgzNTA32EDp8WhpJw5fXAPBqyHvrM6Pcjki0QnhknUiiKgieahlaskg8Ki9xz2WkqSpOyTDbAD5yVsfMSaUCNBjrXTIefxUpUMgVhtJMaoIHuTHyrCUuQk5nsO4bxEQrplu8YiEWoQRDWcMBETQXAfkljtTn8o3lxHP8Wqlp9X7VsUVaLuqrqL2jn57UZVBc1mLcmJ3Rg8BwbDZA5vDU69e7awnWUEm9A7fT53Ef5j7old8f/Uu8nxnGjnyIL7hVZWvy+D9EGXfBg4R375h+Y1T43hPWWg6zDTUFVPtJTozQvmiJy3ICx2AgUlih/1GLQU5F3T1mxjA0JrgNRMsfHtISdciXPCY/jvjnLmXpGO8/rbkCG/tMeuKX9NFjdJFFywqw1dQ== X-Microsoft-Exchange-Diagnostics: 1; CY4PR03MB2469; 31:AFbDkZv/6ebBte8JmSkXuo6z4g1gXDWurorvqwvRzTMpcxJI+OOuEAvOLs2pcMvtoVdRi0etVj0EaryT+IU77uyYrSHUZ68tRi83fuDGZ/ZwwCSLC9ZM1cwS5Ij112GmsQbHBLum8uX+gy3n/ugO6HcL9vhSx4jFAk0aT20jnVRpC6Oe1geLXvqrApS0Inx57cAQZ++LakNah76wEKThsyR0NMhjZ0aFkYykRF5DIZLyobvNq8TQ93qfilZdoZvSTynhO03ka30zYLqYpjsm/+EKrEdGVQ/QatzROAvf2Rc= X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(185117386973197); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(6095060)(601004)(2401047)(13015025)(13017025)(13018025)(13024025)(13023025)(8121501046)(5005006)(10201501046)(3002001)(6055026)(6096035)(20161123561025)(20161123559025)(20161123556025)(20161123563025)(20161123565025); SRVR:CY4PR03MB2469; BCL:0; PCL:0; RULEID:(400006); SRVR:CY4PR03MB2469; X-Microsoft-Exchange-Diagnostics: 1; CY4PR03MB2469; 4:PrDUPudgprN3ewkQh9YGpR3/VxeaGhay2vZL82T7TMhEHXqCt8e1EZ80TZnuXjxtH0FMwHReO4FEB4TPwGmF6iBDpxQaHsuB6TP+fnWwTlqo6kypSaeMYNIMeHTahwyQtyQyvnXExjhZxO007wh3qA2uPs9h/lvv6mYxu6b8nuO7Tkf3Ei6e1FK46tRgFPIgBk/lUnrKkn7n/J2qIOAkhs8pVs2ci4DV9QBWYS3eYeakEocGk7lHmiETuiBs9VQK04uZKvTX9F5AdyhhNe9cHgXdH5p6p7U1t194aq3xCsjnynT7WMnkHoUkENeBYO+B9RCiFhy2CgnAxFRGkg+VM8aviJvzCXJlJ7hqC2USgcqZJ0yB7eN+jtpEbKlDfRbQg02JN6olokNGaTNdrD9HWsiT/11GC84imqhUYN41HnBNGJmSNQShkBwKf8YINFfYY9Xqvuq61m3Gh7/6cNvaeJ+tRZ88iA7L38ExLIdencs/UsvJqRq1X+0d6I7448qPEhd+UvNG37TBHepneTin+kiOPbrFxy1may95VCrxr8gfKLUZFs3THMN8xajA+jDENcoZSAXZATtaIt6jyJEVdkhkhC/cL2MoIW/ubDB6+ilR2UAggorzxRicnQEwzmG7LxgCD+Ja5UKQQVve/SF0NLtTUuPDrWbolAeCFCH96WRYj7hRJwCkxGJ+NGKdAAIBJzCSyrfXzLw6NKnyn2CW7PovkDwgjYn6LSacmHcHf5V5yD4KSV4YjlUVFfCI65sL X-Forefront-PRVS: 0203C93D51 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; CY4PR03MB2469; 23:SRjzQwXJ3nSoHMcroy79DkO8jZAZuRFJfU0MrHPR9?= =?us-ascii?Q?MM858zya20EmKltl/gksOoQLklDby4QetFUwFru2/rRuruIXW/o2wTQm9Ikr?= =?us-ascii?Q?bXFhp3lQkXbH/ZUVNV9UhSBPWiuWEm4wLJZ9y42sO2UcLY0A0WX4gNW0kqMD?= =?us-ascii?Q?V1b4Bplj6QYqTWowTCX0YyhdtKnEnT/KyCsdbo6AiBChS05XW+9T0Xb1VlZf?= =?us-ascii?Q?HbZZgkSAAnY7jRigQktFfBAP4p8kvqKTmxD0Cx0kTPJU/TBKrn8EyAI0KjaX?= =?us-ascii?Q?/XKD3X7tYW9UWGhfUA12QfqqalqLMIBFvQ8JbKR2AZN254cPYfN0O634gSpb?= =?us-ascii?Q?QyYBSj/FFhqG1gDc1zlmx9b07p2OcQqaE/VUxTiwsfIRTfJdEh+qGufqppS+?= =?us-ascii?Q?g0ZBzp17iK/zZ2723nzCbEH+tqbU/YYBPIjCRh98l4wrFjGM32Tg+FpfepHC?= =?us-ascii?Q?x45zc++hcClPVHxa0eogbtP/ycr6B44GvJea4LcqKJ9bgxWY0ovplH4mhXgi?= =?us-ascii?Q?VKVP1470i3Kv7Fz6pXK2whPo4bCnWAee/VCXKWE43hkm1yrL6tbhNfUyNZ7K?= =?us-ascii?Q?CUpgATDUpuGkiZvfmQQqHjohkmr1amOZHMfOAiQ0EkUS8C0RMeuMF6gB8j79?= =?us-ascii?Q?ituVH0iRb5WHa+U8Gu6qH/2aBWsSLsah05N63Vj9Apvh5sy/2i90nMuiTEYK?= =?us-ascii?Q?3swKWAE8hsS4BXECWJYTrXYifWimXdyzhefaRCA5ttwlWvRnGafl+IXNkHrT?= =?us-ascii?Q?GFbHQfweGH1ccLEKN3l572VbpiDvIlj15CrPDhXpPpV8CPC5ZmLrRzqtzKUr?= =?us-ascii?Q?+lqlnAg+0SSKm6NQ7TVJtn06s4X8ORAciFesRnS513QxtkfTxvzEcWArcH22?= =?us-ascii?Q?sU5g3nmueNdmyri72SWwMiq/ct0WGePUQM37ouxgnmGCjPWzmSSnFkWgXhOx?= =?us-ascii?Q?YD6FqjxzVOVVYepFXAaLMgEAhA285loIyvpcr4RCpyr9eVHvqvjdN+Rf7HFh?= =?us-ascii?Q?o/jxsT736lI7xX2Mg/LuiADHEtJ1KZvW/SJv3XcRu4sl7/hMTMVBebxQZQ1h?= =?us-ascii?Q?iwHE5oZ43MIrs1gZzwLVRNeC3o11T+HB7vm9OJIEtePYaDk3Ks3Zfn+u+8EK?= =?us-ascii?Q?si8U+bnOCufgyI77tI55d5RryP2JScF+PR3TZ/a9PWjVW8gD2W2xkmLw8HvN?= =?us-ascii?Q?Zfmpem/btjfhRYRbK7Stnva0K6lfMI71fgzz7ITjzv1pdmn+GE/5s2fHsFzG?= =?us-ascii?Q?2eqSSahen5H8Cy2kHJN/fs17PB7hLnNChFstvm1A5TdWFVifyQPaBrjCm9nr?= =?us-ascii?Q?j3lkq7ZiazXCUynccgJtDE=3D?= X-Microsoft-Exchange-Diagnostics: 1; CY4PR03MB2469; 6:qanoXgqH4UrPEsgEf0Ijf8a3HsJsTz7tAPYjd1SIKOk6JzoHI9Ssx8E00czxzaCfEFVc01T3PsfOv7ZQlHOeTWZpnP3s4HTfPvpKu6ps8zXl+N6LxCIDwUFSeOEp0YaPd6VFrbez16/lEbSI1iSu11qaJmM3FJn3tRXyjXxI/EU85GZ6mOD+/ZhsRpHtBoePezs9eVYP+UwNVx2+ZOHchKXLxN/wcNeDea7A/ZxfuTegPQQH+E9FDztbZFynYlImNMYoSwWP+bCdMxpPR2D5JkAkQQVCDkqzFew72xQY0TpKQR1OEIqagjaI2/H9FD5zBm7PrNziIAJj8L8hTDYpZn3wEzMdi2nLSk7q6v8BEHvHWZA4FuvK29uJbTF5my4jrHE9u7G1r5CSFxiu3JBVXDbgGnILht3mcKUlbrrzNU/C85YzraTlcX0EdUp1LigS; 5:70T/a+ukVItoBeQpWRiFM2+FEO9jZCMmFfuVMdJiyv7LmhAt73bFaIgxwhlm65fP77re1V+4MfrUndKcUT6oGw9XvWoQ1ZtO7BCfWAz/GKZIkYbPpsc5/mTryrfT+ohoT/9lHzFTTlZRihv1fpIu+yCdMISkMEr3ihYnIZyvlxWiJ8hbkS7gKK4ihQdf7GRG; 24:ch34DmD1crsCthwAGn/3f0wbbLJGPLoriVQX4VAtRIzUfpSAPRKuWpbgnzmdpxo11DCGi287aIaJq5/p3hQ6339pEtyQpFcyxzxk0ALAono= SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1; CY4PR03MB2469; 7:7kfsKYP0hx5E2dTrwIV870rO+BiDNqCVj14ZIf1d4oMz3G++wkkdB4DBInxAR8vfMMNemYoiTCd9HCvBb6giCN8mq1GHBVC6sj7tDU0hfivHCL/wTFLMyRIndFsIB/NJxx2Ikfzo/NC6L7lp1LTlgsOmokPEbwM4p7oyzAk/q58RoYakLK23eZGBm+Y7aKgRlwwforB2xEP1do5brdZb9ifS4xlid6hdeSP7IcU9Yf0/6qjYw7iNj5Y0RvCQklgCFFFRktWvypcJHBh4qwafiiGNb1PXstF8pom3b6MfghE5SyROS0oYkPdQk2X0QCRqVJf/pfBQ7w3dctv7wIuCNG1tni74Id9UEfLn+AoaycNZOuLRCb/OnXIeVsnq0f/TXGqAaUivZlk7VWJRYtIuHniwYfLtHIVwR2s/jj3mGmbtFRhtZger/CWXMuFTgL3H3kjQPl6a/UVuhlipUtoQSQ== X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Jan 2017 11:01:40.5801 (UTC) X-MS-Exchange-CrossTenant-Id: 5afe0b00-7697-4969-b663-5eab37d5f47e X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=5afe0b00-7697-4969-b663-5eab37d5f47e; Ip=[192.88.158.2]; Helo=[az84smr01.freescale.net] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY4PR03MB2469 Subject: [U-Boot] [PATCH 4/5][v6] arch: powerpc: Move CONFIG_FSL_ELBC to Kconfig X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.15 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" Enable ELBC from Kconfig. Signed-off-by: Prabhakar Kushwaha --- Changes for v5: Added first time in the patch set Changes for v6: Sending as it is arch/powerpc/cpu/mpc85xx/Kconfig | 26 ++++++++++++++++++++++++++ include/configs/MPC8313ERDB.h | 1 - include/configs/MPC8315ERDB.h | 1 - include/configs/MPC837XEMDS.h | 1 - include/configs/MPC837XERDB.h | 1 - include/configs/MPC8536DS.h | 1 - include/configs/MPC8569MDS.h | 2 -- include/configs/MPC8572DS.h | 1 - include/configs/P1022DS.h | 1 - include/configs/P1023RDB.h | 1 - include/configs/P2041RDB.h | 1 - include/configs/UCP1020.h | 1 - include/configs/controlcenterd.h | 1 - include/configs/corenet_ds.h | 1 - include/configs/cyrus.h | 1 - include/configs/ids8313.h | 2 -- include/configs/km/kmp204x-common.h | 1 - include/configs/p1_p2_rdb_pc.h | 1 - include/configs/p1_twr.h | 1 - include/configs/ve8313.h | 1 - include/configs/xpedite537x.h | 1 - include/configs/xpedite550x.h | 1 - 22 files changed, 26 insertions(+), 23 deletions(-) diff --git a/arch/powerpc/cpu/mpc85xx/Kconfig b/arch/powerpc/cpu/mpc85xx/Kconfig index 8c6503d..765d328 100644 --- a/arch/powerpc/cpu/mpc85xx/Kconfig +++ b/arch/powerpc/cpu/mpc85xx/Kconfig @@ -429,11 +429,13 @@ config ARCH_MPC8536 select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_2 select SYS_PPC_E500_USE_DEBUG_TLB + select FSL_ELBC config ARCH_MPC8540 bool select FSL_LAW select SYS_FSL_HAS_DDR1 + select FSL_ELBC config ARCH_MPC8541 bool @@ -442,6 +444,7 @@ config ARCH_MPC8541 select SYS_FSL_HAS_SEC select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_2 + select FSL_ELBC config ARCH_MPC8544 bool @@ -452,6 +455,7 @@ config ARCH_MPC8544 select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_2 select SYS_PPC_E500_USE_DEBUG_TLB + select FSL_ELBC config ARCH_MPC8548 bool @@ -467,6 +471,7 @@ config ARCH_MPC8548 select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_2 select SYS_PPC_E500_USE_DEBUG_TLB + select FSL_ELBC config ARCH_MPC8555 bool @@ -475,11 +480,13 @@ config ARCH_MPC8555 select SYS_FSL_HAS_SEC select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_2 + select FSL_ELBC config ARCH_MPC8560 bool select FSL_LAW select SYS_FSL_HAS_DDR1 + select FSL_ELBC config ARCH_MPC8568 bool @@ -488,6 +495,7 @@ config ARCH_MPC8568 select SYS_FSL_HAS_SEC select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_2 + select FSL_ELBC config ARCH_MPC8569 bool @@ -498,6 +506,7 @@ config ARCH_MPC8569 select SYS_FSL_HAS_SEC select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_2 + select FSL_ELBC config ARCH_MPC8572 bool @@ -512,6 +521,7 @@ config ARCH_MPC8572 select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_2 select SYS_PPC_E500_USE_DEBUG_TLB + select FSL_ELBC config ARCH_P1010 bool @@ -546,6 +556,7 @@ config ARCH_P1011 select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_2 select SYS_PPC_E500_USE_DEBUG_TLB + select FSL_ELBC config ARCH_P1020 bool @@ -559,6 +570,7 @@ config ARCH_P1020 select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_2 select SYS_PPC_E500_USE_DEBUG_TLB + select FSL_ELBC config ARCH_P1021 bool @@ -572,6 +584,7 @@ config ARCH_P1021 select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_2 select SYS_PPC_E500_USE_DEBUG_TLB + select FSL_ELBC config ARCH_P1022 bool @@ -587,6 +600,7 @@ config ARCH_P1022 select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_2 select SYS_PPC_E500_USE_DEBUG_TLB + select FSL_ELBC config ARCH_P1023 bool @@ -598,6 +612,7 @@ config ARCH_P1023 select SYS_FSL_HAS_SEC select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_4 + select FSL_ELBC config ARCH_P1024 bool @@ -611,6 +626,7 @@ config ARCH_P1024 select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_2 select SYS_PPC_E500_USE_DEBUG_TLB + select FSL_ELBC config ARCH_P1025 bool @@ -624,6 +640,7 @@ config ARCH_P1025 select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_2 select SYS_PPC_E500_USE_DEBUG_TLB + select FSL_ELBC config ARCH_P2020 bool @@ -638,6 +655,7 @@ config ARCH_P2020 select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_2 select SYS_PPC_E500_USE_DEBUG_TLB + select FSL_ELBC config ARCH_P2041 bool @@ -659,6 +677,7 @@ config ARCH_P2041 select SYS_FSL_QORIQ_CHASSIS1 select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_4 + select FSL_ELBC config ARCH_P3041 bool @@ -682,6 +701,7 @@ config ARCH_P3041 select SYS_FSL_QORIQ_CHASSIS1 select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_4 + select FSL_ELBC config ARCH_P4080 bool @@ -716,6 +736,7 @@ config ARCH_P4080 select SYS_FSL_QORIQ_CHASSIS1 select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_4 + select FSL_ELBC config ARCH_P5020 bool @@ -736,6 +757,7 @@ config ARCH_P5020 select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_4 select SYS_PPC64 + select FSL_ELBC config ARCH_P5040 bool @@ -756,6 +778,7 @@ config ARCH_P5040 select SYS_FSL_SEC_BE select SYS_FSL_SEC_COMPAT_4 select SYS_PPC64 + select FSL_ELBC config ARCH_QEMU_E500 bool @@ -1241,6 +1264,9 @@ config SYS_PPC_E500_USE_DEBUG_TLB config FSL_IFC bool +config FSL_ELBC + bool + config SYS_PPC_E500_DEBUG_TLB int "Temporary TLB entry for external debugger" depends on SYS_PPC_E500_USE_DEBUG_TLB diff --git a/include/configs/MPC8313ERDB.h b/include/configs/MPC8313ERDB.h index 4b0b352..3cf9404 100644 --- a/include/configs/MPC8313ERDB.h +++ b/include/configs/MPC8313ERDB.h @@ -55,7 +55,6 @@ #endif #define CONFIG_PCI_INDIRECT_BRIDGE -#define CONFIG_FSL_ELBC 1 #define CONFIG_MISC_INIT_R diff --git a/include/configs/MPC8315ERDB.h b/include/configs/MPC8315ERDB.h index bd25c0b..e3e47e2 100644 --- a/include/configs/MPC8315ERDB.h +++ b/include/configs/MPC8315ERDB.h @@ -185,7 +185,6 @@ #define CONFIG_SYS_LCRR_DBYP LCRR_DBYP #define CONFIG_SYS_LCRR_CLKDIV LCRR_CLKDIV_2 #define CONFIG_SYS_LBC_LBCR 0x00040000 -#define CONFIG_FSL_ELBC 1 /* * FLASH on the Local Bus diff --git a/include/configs/MPC837XEMDS.h b/include/configs/MPC837XEMDS.h index f86b008..64e043c 100644 --- a/include/configs/MPC837XEMDS.h +++ b/include/configs/MPC837XEMDS.h @@ -216,7 +216,6 @@ #define CONFIG_SYS_LCRR_DBYP LCRR_DBYP #define CONFIG_SYS_LCRR_CLKDIV LCRR_CLKDIV_8 #define CONFIG_SYS_LBC_LBCR 0x00000000 -#define CONFIG_FSL_ELBC 1 /* * FLASH on the Local Bus diff --git a/include/configs/MPC837XERDB.h b/include/configs/MPC837XERDB.h index d843bd1..9b71e9f 100644 --- a/include/configs/MPC837XERDB.h +++ b/include/configs/MPC837XERDB.h @@ -240,7 +240,6 @@ #define CONFIG_SYS_LCRR_DBYP LCRR_DBYP #define CONFIG_SYS_LCRR_CLKDIV LCRR_CLKDIV_8 #define CONFIG_SYS_LBC_LBCR 0x00000000 -#define CONFIG_FSL_ELBC 1 /* * FLASH on the Local Bus diff --git a/include/configs/MPC8536DS.h b/include/configs/MPC8536DS.h index ce33405..836db05 100644 --- a/include/configs/MPC8536DS.h +++ b/include/configs/MPC8536DS.h @@ -37,7 +37,6 @@ #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ #endif -#define CONFIG_FSL_ELBC 1 /* Has Enhanced localbus controller */ #define CONFIG_PCI1 1 /* Enable PCI controller 1 */ #define CONFIG_PCIE1 1 /* PCIE controller 1 (slot 1) */ #define CONFIG_PCIE2 1 /* PCIE controller 2 (slot 2) */ diff --git a/include/configs/MPC8569MDS.h b/include/configs/MPC8569MDS.h index 3e00f69..6e2642d 100644 --- a/include/configs/MPC8569MDS.h +++ b/include/configs/MPC8569MDS.h @@ -10,8 +10,6 @@ #ifndef __CONFIG_H #define __CONFIG_H -#define CONFIG_FSL_ELBC 1 /* Has Enhance localbus controller */ - #define CONFIG_SYS_SRIO #define CONFIG_SRIO1 /* SRIO port 1 */ diff --git a/include/configs/MPC8572DS.h b/include/configs/MPC8572DS.h index 5ca01e8..d7b1366 100644 --- a/include/configs/MPC8572DS.h +++ b/include/configs/MPC8572DS.h @@ -28,7 +28,6 @@ /* High Level Configuration Options */ #define CONFIG_MP 1 /* support multiple processors */ -#define CONFIG_FSL_ELBC 1 /* Has Enhanced localbus controller */ #define CONFIG_PCIE1 1 /* PCIE controller 1 (slot 1) */ #define CONFIG_PCIE2 1 /* PCIE controller 2 (slot 2) */ #define CONFIG_PCIE3 1 /* PCIE controller 3 (ULI bridge) */ diff --git a/include/configs/P1022DS.h b/include/configs/P1022DS.h index 505b417..e4806cc 100644 --- a/include/configs/P1022DS.h +++ b/include/configs/P1022DS.h @@ -96,7 +96,6 @@ #define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc #endif -#define CONFIG_FSL_ELBC /* Has Enhanced localbus controller */ #define CONFIG_PCIE1 /* PCIE controller 1 (slot 1) */ #define CONFIG_PCIE2 /* PCIE controller 2 (slot 2) */ #define CONFIG_PCIE3 /* PCIE controller 3 (ULI bridge) */ diff --git a/include/configs/P1023RDB.h b/include/configs/P1023RDB.h index d8ff10e..1aa8fcc 100644 --- a/include/configs/P1023RDB.h +++ b/include/configs/P1023RDB.h @@ -25,7 +25,6 @@ /* High Level Configuration Options */ #define CONFIG_MP /* support multiple processors */ -#define CONFIG_FSL_ELBC /* Has Enhanced localbus controller */ #define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */ #define CONFIG_PCIE1 /* PCIE controller 1 (slot 1) */ #define CONFIG_PCIE2 /* PCIE controller 2 (slot 2) */ diff --git a/include/configs/P2041RDB.h b/include/configs/P2041RDB.h index 3cd5c3c..fd3e116 100644 --- a/include/configs/P2041RDB.h +++ b/include/configs/P2041RDB.h @@ -41,7 +41,6 @@ #define CONFIG_SYS_FSL_CPC /* Corenet Platform Cache */ #define CONFIG_SYS_NUM_CPC CONFIG_SYS_NUM_DDR_CTLRS -#define CONFIG_FSL_ELBC /* Has Enhanced localbus controller */ #define CONFIG_FSL_CAAM /* Enable SEC/CAAM */ #define CONFIG_PCIE1 /* PCIE controller 1 */ #define CONFIG_PCIE2 /* PCIE controller 2 */ diff --git a/include/configs/UCP1020.h b/include/configs/UCP1020.h index f32fb4d..2ea38c7 100644 --- a/include/configs/UCP1020.h +++ b/include/configs/UCP1020.h @@ -14,7 +14,6 @@ #ifndef __CONFIG_H #define __CONFIG_H -#define CONFIG_FSL_ELBC #define CONFIG_PCIE1 /* PCIE controller 1 (slot 1) */ #define CONFIG_PCIE2 /* PCIE controller 2 (slot 2) */ #define CONFIG_FSL_PCI_INIT /* Use common FSL init code */ diff --git a/include/configs/controlcenterd.h b/include/configs/controlcenterd.h index 1736097..da05aa0 100644 --- a/include/configs/controlcenterd.h +++ b/include/configs/controlcenterd.h @@ -137,7 +137,6 @@ /* * Local Bus Definitions */ -#define CONFIG_FSL_ELBC /* Has Enhanced localbus controller */ #define CONFIG_SYS_ELBC_BASE 0xe0000000 #ifdef CONFIG_PHYS_64BIT diff --git a/include/configs/corenet_ds.h b/include/configs/corenet_ds.h index c9c00c5..1f3b735 100644 --- a/include/configs/corenet_ds.h +++ b/include/configs/corenet_ds.h @@ -59,7 +59,6 @@ #define CONFIG_SYS_FSL_CPC /* Corenet Platform Cache */ #define CONFIG_SYS_NUM_CPC CONFIG_SYS_NUM_DDR_CTLRS -#define CONFIG_FSL_ELBC /* Has Enhanced localbus controller */ #define CONFIG_FSL_CAAM /* Enable SEC/CAAM */ #define CONFIG_PCIE1 /* PCIE controller 1 */ #define CONFIG_PCIE2 /* PCIE controller 2 */ diff --git a/include/configs/cyrus.h b/include/configs/cyrus.h index 14e207e..f399858 100644 --- a/include/configs/cyrus.h +++ b/include/configs/cyrus.h @@ -49,7 +49,6 @@ #define CONFIG_SYS_FSL_CPC /* Corenet Platform Cache */ #define CONFIG_SYS_NUM_CPC CONFIG_SYS_NUM_DDR_CTLRS -#define CONFIG_FSL_ELBC /* Has Enhanced localbus controller */ #define CONFIG_PCIE1 /* PCIE controller 1 */ #define CONFIG_PCIE2 /* PCIE controller 2 */ #define CONFIG_FSL_PCI_INIT /* Use common FSL init code */ diff --git a/include/configs/ids8313.h b/include/configs/ids8313.h index 112e885..951eb3d 100644 --- a/include/configs/ids8313.h +++ b/include/configs/ids8313.h @@ -19,8 +19,6 @@ #define CONFIG_MPC8313 #define CONFIG_IDS8313 -#define CONFIG_FSL_ELBC - #define CONFIG_MISC_INIT_R #define CONFIG_BOOT_RETRY_TIME 900 diff --git a/include/configs/km/kmp204x-common.h b/include/configs/km/kmp204x-common.h index b4cdb67..d7f968f 100644 --- a/include/configs/km/kmp204x-common.h +++ b/include/configs/km/kmp204x-common.h @@ -35,7 +35,6 @@ #define CONFIG_SYS_FSL_CPC /* Corenet Platform Cache */ #define CONFIG_SYS_NUM_CPC CONFIG_SYS_NUM_DDR_CTLRS -#define CONFIG_FSL_ELBC /* Has Enhanced localbus controller */ #define CONFIG_PCIE1 /* PCIE controller 1 */ #define CONFIG_PCIE3 /* PCIE controller 3 */ #define CONFIG_FSL_PCI_INIT /* Use common FSL init code */ diff --git a/include/configs/p1_p2_rdb_pc.h b/include/configs/p1_p2_rdb_pc.h index f91a762..9555aa2 100644 --- a/include/configs/p1_p2_rdb_pc.h +++ b/include/configs/p1_p2_rdb_pc.h @@ -260,7 +260,6 @@ #define CONFIG_MP -#define CONFIG_FSL_ELBC #define CONFIG_PCIE1 /* PCIE controller 1 (slot 1) */ #define CONFIG_PCIE2 /* PCIE controller 2 (slot 2) */ #define CONFIG_FSL_PCI_INIT /* Use common FSL init code */ diff --git a/include/configs/p1_twr.h b/include/configs/p1_twr.h index 63825b0..d50bc15 100644 --- a/include/configs/p1_twr.h +++ b/include/configs/p1_twr.h @@ -40,7 +40,6 @@ #define CONFIG_MP -#define CONFIG_FSL_ELBC #define CONFIG_PCIE1 /* PCIE controller 1 (slot 1) */ #define CONFIG_PCIE2 /* PCIE controller 2 (slot 2) */ #define CONFIG_FSL_PCI_INIT /* Use common FSL init code */ diff --git a/include/configs/ve8313.h b/include/configs/ve8313.h index e293f12..a0a2453 100644 --- a/include/configs/ve8313.h +++ b/include/configs/ve8313.h @@ -26,7 +26,6 @@ #endif #define CONFIG_PCI_INDIRECT_BRIDGE 1 -#define CONFIG_FSL_ELBC 1 #define CONFIG_BOARD_EARLY_INIT_F 1 diff --git a/include/configs/xpedite537x.h b/include/configs/xpedite537x.h index 5d78560..2f133d2 100644 --- a/include/configs/xpedite537x.h +++ b/include/configs/xpedite537x.h @@ -29,7 +29,6 @@ #define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */ #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */ #define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */ -#define CONFIG_FSL_ELBC 1 /* * Multicore config diff --git a/include/configs/xpedite550x.h b/include/configs/xpedite550x.h index 35e6350..76e3db1 100644 --- a/include/configs/xpedite550x.h +++ b/include/configs/xpedite550x.h @@ -30,7 +30,6 @@ #define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */ #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */ #define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */ -#define CONFIG_FSL_ELBC 1 /* * Multicore config