From patchwork Thu May 26 02:19:06 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bin Meng X-Patchwork-Id: 626503 X-Patchwork-Delegate: bmeng.cn@gmail.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from theia.denx.de (theia.denx.de [85.214.87.163]) by ozlabs.org (Postfix) with ESMTP id 3rFXnM4r5sz9sBG for ; Thu, 26 May 2016 12:16:07 +1000 (AEST) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b=Voty+jpt; dkim-atps=neutral Received: from localhost (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id 30AF3A75F1; Thu, 26 May 2016 04:15:58 +0200 (CEST) Received: from theia.denx.de ([127.0.0.1]) by localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id uNR3enHsGQnp; Thu, 26 May 2016 04:15:58 +0200 (CEST) Received: from theia.denx.de (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id 4E456B37EE; Thu, 26 May 2016 04:15:47 +0200 (CEST) Received: from localhost (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id 0AEE3A7518 for ; Thu, 26 May 2016 04:15:40 +0200 (CEST) Received: from theia.denx.de ([127.0.0.1]) by localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id Mb4ZYbPns6qa for ; Thu, 26 May 2016 04:15:39 +0200 (CEST) X-policyd-weight: NOT_IN_SBL_XBL_SPAMHAUS=-1.5 NOT_IN_SPAMCOP=-1.5 NOT_IN_BL_NJABL=-1.5 (only DNSBL check requested) Received: from mail-pf0-f196.google.com (mail-pf0-f196.google.com [209.85.192.196]) by theia.denx.de (Postfix) with ESMTPS id 83955A74E0 for ; Thu, 26 May 2016 04:15:35 +0200 (CEST) Received: by mail-pf0-f196.google.com with SMTP id b124so6934602pfb.0 for ; Wed, 25 May 2016 19:15:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:subject:date:message-id:in-reply-to:references; bh=alqk2jKHcUw1249UIWovY7J+Ocbof81gmRV0u1l7abY=; b=Voty+jpt1z1PO+Sz3A0Q7MgS2Ono75WwXXbpzUCNxM6+g2YthVv/JlC4Y6hjorHHGm QkaubaquK3+mCeqtfr0OS83KJboO3JdHQNlfV2klGYGg5G/UrZ5uRFVayUlNTqdH1FCv pIarHuFO6y57liJH8exq1ReqePRoklY+oNm10Ih6XU5toPVMPTLOJGQmtWD4f53X7ufU 2JLrxk7AkU5aavb7pgsLC4QM7t9Hy+tJ6jfzuRXQ9LCcdjGxlod7w/sGVozMi04Pd/hL MZQ2R2Fogn9vyryzkdNGMH6gm3s6J7JELjB29Unp+OJZD639+HOSdvtaL+PQ+8/0ZnAO FJ9g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references; bh=alqk2jKHcUw1249UIWovY7J+Ocbof81gmRV0u1l7abY=; b=ZSuw9VTB8dCFSii5Ee1BDRbObley3b3zOY34Lt9WMr1DuJtgiouTzT6l7ma7f+KEGC xb7wQUFp/dmfqI0shWhZaD5D31RDEsg/3CFdKNE+/6LzAUkxA1pAADlgPREd/bk+XERq JC+LTbnDfxhsrq7Knfk52JgkOmndABHbmNBIJHuXlq5R6YwGXRL8vaelPZ6PLncZBWFg mEw1kcKhdiHzffopZtu1p6qXiRfQxIAwKx21slQMsktDsUfwP/WFy8ExdQKJJ+iwUyS6 IpxekpRH0+8Sf8kAl8NPUW/ZkpF38kdDjQEKbXDlAalmc1+J6rdJxKiNb68aC69d6xmO Emuw== X-Gm-Message-State: ALyK8tLJxVKKy8en3V4XZ8SYkPb0AcjsqJU0kId03DweXsSW1XvjwFO+7xta+EQCM2TEJQ== X-Received: by 10.98.34.25 with SMTP id i25mr10375005pfi.35.1464228933012; Wed, 25 May 2016 19:15:33 -0700 (PDT) Received: from ala-d2121-lx1.wrs.com (unknown-157-139.windriver.com. [147.11.157.139]) by smtp.gmail.com with ESMTPSA id lz5sm15716821pab.34.2016.05.25.19.15.32 (version=TLS1_1 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 25 May 2016 19:15:32 -0700 (PDT) From: Bin Meng To: Simon Glass , U-Boot Mailing List Date: Wed, 25 May 2016 19:19:06 -0700 Message-Id: <1464229153-23917-2-git-send-email-bmeng.cn@gmail.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1464229153-23917-1-git-send-email-bmeng.cn@gmail.com> References: <1464229153-23917-1-git-send-email-bmeng.cn@gmail.com> Subject: [U-Boot] [PATCH v2 1/8] x86: acpi: Create a common irqlinks ASL file X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.15 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" Move the irqlinks.asl file currently in the BayTrail directory to a common place to be shared among all x86 platforms. As the PIRQ routing control programming interface is common to Intel chipsets, leave the common part in the common file, and move the platform specific part to the platform files. Signed-off-by: Bin Meng Reviewed-by: Simon Glass --- Changes in v2: None .../asm/{arch-baytrail => }/acpi/irqlinks.asl | 33 +++++++++------------- arch/x86/include/asm/arch-baytrail/acpi/lpc.asl | 23 ++++++++++++++- 2 files changed, 35 insertions(+), 21 deletions(-) rename arch/x86/include/asm/{arch-baytrail => }/acpi/irqlinks.asl (92%) diff --git a/arch/x86/include/asm/arch-baytrail/acpi/irqlinks.asl b/arch/x86/include/asm/acpi/irqlinks.asl similarity index 92% rename from arch/x86/include/asm/arch-baytrail/acpi/irqlinks.asl rename to arch/x86/include/asm/acpi/irqlinks.asl index 0affa23..84c1e53 100644 --- a/arch/x86/include/asm/arch-baytrail/acpi/irqlinks.asl +++ b/arch/x86/include/asm/acpi/irqlinks.asl @@ -7,26 +7,19 @@ * SPDX-License-Identifier: GPL-2.0+ */ -Scope (\) -{ - /* Intel Legacy Block */ - OperationRegion(ILBS, SystemMemory, ILB_BASE_ADDRESS, ILB_BASE_SIZE) - Field(ILBS, AnyAcc, NoLock, Preserve) { - Offset (0x8), - PRTA, 8, - PRTB, 8, - PRTC, 8, - PRTD, 8, - PRTE, 8, - PRTF, 8, - PRTG, 8, - PRTH, 8, - Offset (0x88), - , 3, - UI3E, 1, - UI4E, 1 - } -} +/* + * Intel chipset PIRQ routing control ASL description + * + * The programming interface is common to most Intel chipsets. But the PRTx + * registers may be mapped to different blocks. Some chipsets map them to LPC + * device (00:1f:00) PCI configuration space (like TunnelCreek, Quark), while + * some newer Atom SoCs (like BayTrail, Braswell) map them to Intel Legacy + * Block (ILB) memory space. + * + * This file defines 8 PCI IRQ link devices which corresponds to 8 PIRQ lines + * PIRQ A/B/C/D/E/F/G/H. To incorperate this file, the PRTx registers must be + * defined somewhere else in the platform's ASL files. + */ Device (LNKA) { diff --git a/arch/x86/include/asm/arch-baytrail/acpi/lpc.asl b/arch/x86/include/asm/arch-baytrail/acpi/lpc.asl index 385671c..22f0d68 100644 --- a/arch/x86/include/asm/arch-baytrail/acpi/lpc.asl +++ b/arch/x86/include/asm/arch-baytrail/acpi/lpc.asl @@ -10,6 +10,27 @@ /* Intel LPC Bus Device - 0:1f.0 */ +Scope (\) +{ + /* Intel Legacy Block */ + OperationRegion(ILBS, SystemMemory, ILB_BASE_ADDRESS, ILB_BASE_SIZE) + Field(ILBS, AnyAcc, NoLock, Preserve) { + Offset (0x8), + PRTA, 8, + PRTB, 8, + PRTC, 8, + PRTD, 8, + PRTE, 8, + PRTF, 8, + PRTG, 8, + PRTH, 8, + Offset (0x88), + , 3, + UI3E, 1, + UI4E, 1 + } +} + Device (LPCB) { Name(_ADR, 0x001f0000) @@ -23,7 +44,7 @@ Device (LPCB) Offset(0x84) } - #include "irqlinks.asl" + #include /* Firmware Hub */ Device (FWH)