From patchwork Tue Nov 24 10:45:24 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yao Yuan X-Patchwork-Id: 547997 X-Patchwork-Delegate: yorksun@freescale.com Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from theia.denx.de (theia.denx.de [85.214.87.163]) by ozlabs.org (Postfix) with ESMTP id EA1921402DD for ; Tue, 24 Nov 2015 21:52:49 +1100 (AEDT) Received: from localhost (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id 402DBA7464; Tue, 24 Nov 2015 11:52:47 +0100 (CET) Received: from theia.denx.de ([127.0.0.1]) by localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id uExG-JQTwhe4; Tue, 24 Nov 2015 11:52:47 +0100 (CET) Received: from theia.denx.de (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id C9FFFA7455; Tue, 24 Nov 2015 11:52:46 +0100 (CET) Received: from localhost (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id F177DA7455 for ; Tue, 24 Nov 2015 11:52:42 +0100 (CET) Received: from theia.denx.de ([127.0.0.1]) by localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id YpziUiJU3Np3 for ; Tue, 24 Nov 2015 11:52:42 +0100 (CET) X-policyd-weight: NOT_IN_SBL_XBL_SPAMHAUS=-1.5 NOT_IN_SPAMCOP=-1.5 NOT_IN_BL_NJABL=-1.5 (only DNSBL check requested) Received: from na01-bn1-obe.outbound.protection.outlook.com (mail-bn1bn0105.outbound.protection.outlook.com [157.56.110.105]) by theia.denx.de (Postfix) with ESMTPS id 35F4BA7451 for ; Tue, 24 Nov 2015 11:52:39 +0100 (CET) Received: from BN3PR0301CA0025.namprd03.prod.outlook.com (10.160.180.163) by DM2PR0301MB0880.namprd03.prod.outlook.com (10.160.216.142) with Microsoft SMTP Server (TLS) id 15.1.325.17; Tue, 24 Nov 2015 10:52:36 +0000 Received: from BL2FFO11FD044.protection.gbl (2a01:111:f400:7c09::156) by BN3PR0301CA0025.outlook.office365.com (2a01:111:e400:4000::35) with Microsoft SMTP Server (TLS) id 15.1.331.20 via Frontend Transport; Tue, 24 Nov 2015 10:52:36 +0000 Authentication-Results: spf=permerror (sender IP is 192.88.158.2) smtp.mailfrom=freescale.com; lists.denx.de; dkim=none (message not signed) header.d=none;lists.denx.de; dmarc=none action=none header.from=freescale.com; Received-SPF: PermError (protection.outlook.com: domain of freescale.com used an invalid SPF mechanism) Received: from az84smr01.freescale.net (192.88.158.2) by BL2FFO11FD044.mail.protection.outlook.com (10.173.161.140) with Microsoft SMTP Server (TLS) id 15.1.331.11 via Frontend Transport; Tue, 24 Nov 2015 10:52:35 +0000 Received: from titan.ap.freescale.net ([10.192.208.233]) by az84smr01.freescale.net (8.14.3/8.14.0) with ESMTP id tAOAqWDl024416; Tue, 24 Nov 2015 03:52:33 -0700 From: Yuan Yao To: Date: Tue, 24 Nov 2015 18:45:24 +0800 Message-ID: <1448361929-41460-1-git-send-email-yao.yuan@freescale.com> X-Mailer: git-send-email 2.1.0.27.g96db324 X-EOPAttributedMessage: 0 X-Microsoft-Exchange-Diagnostics: 1; BL2FFO11FD044; 1:z3t8m5vsaUFSlX7OPCKh1rccMunY7tzJp7jAbSntYEvKzx+KseE0v6kpp3Ho0b7MvvjlzHxNKdNSi3tlaDUIkqkBL847kVvK4DY/ZiKH+LN2lhyojuwjQoXdMsFGnpsdnWON7whTzRphY81RAV4Hu1vfd4mvdvQ22fCnQRbeiuIgXrDdYn4NHQKuNQLvuGq43+1+gaj5REuFDSrn2LbN0UcIYvbB59ZdTTuIGNRNr65ut34FJBnWTALf13N4mV1hDZF4U+FhhanJfHYt+LN86vqSvwg2gZ+qGwufihCFAhsWCqgXawwQT4xHc3X5SxNWKZuuc9nCUaHJbrGtJ/afSy/MlB01qumr7dzpjUzv+u4lz52sWQ31iWDMWegEUErxCIgEEi8RzFw15JM4KMqNcrYJ5JNJTT09cJfflVB8dW4= X-Forefront-Antispam-Report: CIP:192.88.158.2; CTRY:US; IPV:NLI; EFV:NLI; SFV:NSPM; SFS:(10019020)(6009001)(2980300002)(448002)(189002)(199003)(5007970100001)(5008740100001)(104016004)(6806005)(69596002)(19580405001)(4001450100002)(86362001)(106466001)(47776003)(81156007)(97736004)(87936001)(19580395003)(5001960100002)(2371004)(77096005)(11100500001)(33646002)(85326001)(551934003)(450100001)(50986999)(5003940100001)(48376002)(189998001)(50466002)(586003)(2351001)(36756003)(110136002)(92566002)(229853001)(50226001); DIR:OUT; SFP:1102; SCL:1; SRVR:DM2PR0301MB0880; H:az84smr01.freescale.net; FPR:; SPF:PermError; PTR:InfoDomainNonexistent; MX:1; A:1; LANG:en; MIME-Version: 1.0 X-Microsoft-Exchange-Diagnostics: 1; DM2PR0301MB0880; 2:7ksv+bCL15FeIsr3mS2xBr5WwKs1EDJYfH/0lK5+B7JvJjbzrXBkyllsPAF4CkzcS2y4QNUPekNA5lvIEnkkScpoGUHUvxq2rWfELOofYdANVB98b2RFJMq3spbRchRxZJx+ZFaFZ3dSMAIM4F5o+ExIX6XKoKCa8I1kVKavVKc=; 3:pSSxrEYHGmzrNrLUsPehPg6W9zcyNkTbKAOk730hT2NmaXV1Jj1iMDf/rWHx8BZjEvj/K4+JAMeUX7wVqBuKJH7i79g8fZoOm31kw+JK3/tIl1ZuwBP8XhvgJyC4VQKIX7zHM5UFNPxTkzGj1zMKU/H/KyXVp0a4bbA8VjDk+OlYUO+TjwErxC9lMx8y8RBpbJSYDsNwG0sYvcmWKkFzYaQe9YytCvgbqdft0jyMsCc=; 25:0shYvAD9zNdrytAG7aaOvL5vaAI8fzi/XEG3lR/29S7SmSAzMC4aoT8cy/qcfP4TyTyPL+8KIZ3v1obgQ1rEpiKgJ4MZpOIPmWMJ/GawhapAzVIk1KCip8pe8X24SgP/chamYAp921ydx2kmwJs76r0EEYppDFZwwtxdOFPz4qt10IHZVlxbUF/SjHPcu0iY3wbit5K87h3358VDsDn4dO3c7VGpWdl0nniBdeH6uGPPDIQ1mmz5v2VU/5vIZsYUABjk1yT7IWoyKe+/KLKswQ== X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:DM2PR0301MB0880; X-Microsoft-Exchange-Diagnostics: 1; DM2PR0301MB0880; 20:pVuVvSwbwd+4d3g+7XM03hDNPz1yDq2EGh6tC/VS/Fr6uqy1ZLLj78gVuNp5+wkiVgLn2lKWFzFSeKZVVbnmDOuiWEDMuCkhLYcFNSnhqdx2IQNj7byBidgwyogkdhUpuRoJC4IaS8Hcv2obSBph3fCCmVmiLjN0AzYD6xG8xAm1fbWIXfQ6gimha0HV3rP+CNrf0G3XVwQ1GF5K0fdUUXqjllCpYeBHP9XjwPEwe9Sy1E556nrvNFTFc/FvTyXcMJPjH+JGyLlHMAw50D+PGdkIA2uu3lHEmQK0iyAyQj2lYOZ5QYkGr1BxUzeN/bKpSVMCi+01RBZ8b9K65ve7yyKpwp/Y29x9dd81o6kK3Ig=; 4:qvfzOdjKzMx85q0GplXoSh19b/DpwzwBINvt6qNdrblxgIvkxT3HDdQTiElqSpzIJLW+4RPUQlJE24IBU8FIlGO41UsgW+az24/vPSA0zsHVBZ7PeLlZNBU5lD+4GG7ieWAUEZnTX+F6xGwLvT5seEl5+GqSOsO+2gq8nvOdtY5zCqT/6D9y/TQRBoirPF1wNv1R1ArhhdfGFBLEEFco7wguo2Cz/ljMvzJVSRFCUXi05N/2pikVfmxKZ59c7mNF0mhD0F26O5j7tK/8JgYOddqtPrpxsyDO7yZH/Hlm7cybvEyUEIukzT9DPqktLVsGoON6cFiMJx8MTLEqyQu2Y9Ipkdz3qpxHTxBk3xlvwEoTetiWYAFWJHk1E+wX7n5c X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(101931422205132); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(2401047)(8121501046)(520078)(5005006)(3002001)(10201501046); SRVR:DM2PR0301MB0880; BCL:0; PCL:0; RULEID:; SRVR:DM2PR0301MB0880; X-Forefront-PRVS: 0770F75EA9 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; DM2PR0301MB0880; 23:lkeNYiZ90HV7nqjN6uGYCteLUicP8gu8O7bLwEQ?= =?us-ascii?Q?0w5IJGSxJ5RhDcvpnAjlLfyuiZ4uig2uiqgeDyBr7ZBO0WcpyRcahkk1MXQD?= =?us-ascii?Q?CpS2cFj8RY7JWR7Ux66CjumSmzkm+kwKlsjSsYKVlnekUD9+yfu8vyweOwEv?= =?us-ascii?Q?fxcitfFwZ+8V6jInZVppUZGnUplkCfdfTcYJQR5LVbaWWpML/f1fNk+HkiET?= =?us-ascii?Q?c4amU5Pbm3hU6CvbyA9fb7wwUIaW+C4nojYcE2G6gAOg6TdYAnqXx5nM0iVH?= =?us-ascii?Q?iCAD0L2jCqHygXQ1BxgMUw9R9JOwUkbAtC83PM0dAtls9MVckDJSM28frV2f?= =?us-ascii?Q?kF7p9xVnDPZZ0daAvi5/zOZHGitQ44awukj0f7qf8b01Th4v9X7AYia1y0fL?= =?us-ascii?Q?S3Gcr8M0LSICvIA/2A/MY0XxIoVWkzB7sBA1VvgQRrgMC41aK4L0mKfdo8d3?= =?us-ascii?Q?X0hZ2BNd9xWP/IEn/hazMOW1awGMioNnR1seXJCl5tGgidwKdHj59dAiYjMc?= =?us-ascii?Q?4/ng/G/qe3yQSjbnVNPvqEQWOOdXMpKk3XVrFj9oq91ge9XjwuzSYjX3YdHi?= =?us-ascii?Q?XSJ/3+bTIUBp+3P+PRASVNE6Sr42rMDNu6HJoX2hnFiT6lVjHPQN2aADDSaU?= =?us-ascii?Q?e6dwaiYBxDXiuv4gmDLZCPRYJvKYQ69UP4szPddbCZLBF7IDgXws/UZz+mzm?= =?us-ascii?Q?ky7VuTKrBieAqIXdVvq7YdOAyM/mB8MVyM1ee9KULiRR6LomKft1bn7vBgOO?= =?us-ascii?Q?h7OmZpqPr33Qm4cuXfYbEGTx1DGvsKjzB0oWBgxXgpq6Owk8SV6oifKiKpfN?= =?us-ascii?Q?9tINNeugZlarmUdC7H2j2pqtFEBSFTrgrd8Wg9NFfNXErjEof9UJ7VU+FOba?= =?us-ascii?Q?Gd5oYzU9KjS+Tyzvm+bJXnWc++YjQw1CKX93liM6arChNq87Vz1dDiVahJBX?= =?us-ascii?Q?HQokslC5a9D77m8lxrvnAdxiyAqogDpXXpApW0KlzQ227QuTzu3+maaxnXr7?= =?us-ascii?Q?u11qWZvg0Ta0v12KD7FyDDfiKKU1YLiP+/v4Bl8AniUkvGke8B89eAqZKusH?= =?us-ascii?Q?tw4qC8AU=3D?= X-Microsoft-Exchange-Diagnostics: 1; DM2PR0301MB0880; 5:jf3yMbh80KUfiPr51UO6J9X/kbmiq0PH9o6+I12CHtEvTb8evYok3MxWM+ueNK/54URbvgr0Jo8eKtejLdo4rQhXMfKB3CeHPQSR6sT94c0df40jAZLn99+NNavDpnSvWOlbfqyHQzAxEF5I1VqM2g==; 24:NQFHQc8oE/QXu9L8zb3UU1e+jyxQ8AArwJ8ino1GBrc3hFpnPnHkjsI8ULI79eSvtutTzXlPJQIP6jh8bXpSJyJ1k494KYbvrT5QA+6xwa4=; 20:NjdkLuEx0kGp/V6xFnH4NO03+dQVEPut+mBPBMlfamjMiELlS0HRNbTRhbboh6RP5bLSfs0/it3otxcqx59Amw== X-OriginatorOrg: freescale.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Nov 2015 10:52:35.2991 (UTC) X-MS-Exchange-CrossTenant-Id: 710a03f5-10f6-4d38-9ff4-a80b81da590d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=710a03f5-10f6-4d38-9ff4-a80b81da590d; Ip=[192.88.158.2]; Helo=[az84smr01.freescale.net] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM2PR0301MB0880 Cc: u-boot@lists.denx.de, alison.wang@freescale.com Subject: [U-Boot] [PATCH 1/6] arm: ls1021a: merge SoC specific code in a separate file X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.15 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" Create a soc.c file to put the code for soc special settings. Signed-off-by: Yuan Yao --- arch/arm/cpu/armv7/ls102xa/Makefile | 1 + arch/arm/cpu/armv7/ls102xa/soc.c | 66 +++++++++++++++++++++++++ arch/arm/include/asm/arch-ls102xa/ls102xa_soc.h | 12 +++++ board/freescale/ls1021aqds/ls1021aqds.c | 49 +----------------- board/freescale/ls1021atwr/ls1021atwr.c | 42 +--------------- 5 files changed, 83 insertions(+), 87 deletions(-) create mode 100644 arch/arm/cpu/armv7/ls102xa/soc.c create mode 100644 arch/arm/include/asm/arch-ls102xa/ls102xa_soc.h diff --git a/arch/arm/cpu/armv7/ls102xa/Makefile b/arch/arm/cpu/armv7/ls102xa/Makefile index 2311468..0228300 100644 --- a/arch/arm/cpu/armv7/ls102xa/Makefile +++ b/arch/arm/cpu/armv7/ls102xa/Makefile @@ -8,6 +8,7 @@ obj-y += cpu.o obj-y += clock.o obj-y += timer.o obj-y += fsl_epu.o +obj-y += soc.o obj-$(CONFIG_SCSI_AHCI_PLAT) += ls102xa_sata.o obj-$(CONFIG_OF_LIBFDT) += fdt.o diff --git a/arch/arm/cpu/armv7/ls102xa/soc.c b/arch/arm/cpu/armv7/ls102xa/soc.c new file mode 100644 index 0000000..0fdd6d4 --- /dev/null +++ b/arch/arm/cpu/armv7/ls102xa/soc.c @@ -0,0 +1,66 @@ +/* + * Copyright 2015 Freescale Semiconductor, Inc. + * + * SPDX-License-Identifier: GPL-2.0+ + */ + +#include +#include +#include +#include +#include + +unsigned int get_soc_major_rev(void) +{ + struct ccsr_gur __iomem *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR); + unsigned int svr, major; + + svr = in_be32(&gur->svr); + major = SVR_MAJ(svr); + + return major; +} + +int arch_soc_init(void) +{ + struct ccsr_scfg *scfg = (struct ccsr_scfg *)CONFIG_SYS_FSL_SCFG_ADDR; + struct ccsr_cci400 *cci = (struct ccsr_cci400 *)CONFIG_SYS_CCI400_ADDR; + unsigned int major; + +#ifdef CONFIG_FSL_QSPI + out_be32(&scfg->qspi_cfg, SCFG_QSPI_CLKSEL); +#endif + +#ifdef CONFIG_FSL_DCU_FB + out_be32(&scfg->pixclkcr, SCFG_PIXCLKCR_PXCKEN); +#endif + + /* Configure Little endian for SAI, ASRC and SPDIF */ + out_be32(&scfg->endiancr, SCFG_ENDIANCR_LE); + + /* + * Enable snoop requests and DVM message requests for + * Slave insterface S4 (A7 core cluster) + */ + out_le32(&cci->slave[4].snoop_ctrl, + CCI400_DVM_MESSAGE_REQ_EN | CCI400_SNOOP_REQ_EN); + + major = get_soc_major_rev(); + if (major == SOC_MAJOR_VER_1_0) { + /* + * Set CCI-400 Slave interface S1, S2 Shareable Override + * Register All transactions are treated as non-shareable + */ + out_le32(&cci->slave[1].sha_ord, CCI400_SHAORD_NON_SHAREABLE); + out_le32(&cci->slave[2].sha_ord, CCI400_SHAORD_NON_SHAREABLE); + + /* Workaround for the issue that DDR could not respond to + * barrier transaction which is generated by executing DSB/ISB + * instruction. Set CCI-400 control override register to + * terminate the barrier transaction. After DDR is initialized, + * allow barrier transaction to DDR again */ + out_le32(&cci->ctrl_ord, CCI400_CTRLORD_TERM_BARRIER); + } + + return 0; +} diff --git a/arch/arm/include/asm/arch-ls102xa/ls102xa_soc.h b/arch/arm/include/asm/arch-ls102xa/ls102xa_soc.h new file mode 100644 index 0000000..f10cb91 --- /dev/null +++ b/arch/arm/include/asm/arch-ls102xa/ls102xa_soc.h @@ -0,0 +1,12 @@ +/* + * Copyright 2015 Freescale Semiconductor, Inc. + * + * SPDX-License-Identifier: GPL-2.0+ + */ + +#ifndef __FSL_LS102XA_SOC_H +#define __FSL_LS102XA_SOC_H + +unsigned int get_soc_major_rev(void); +int arch_soc_init(void); +#endif /* __FSL_LS102XA_SOC_H */ diff --git a/board/freescale/ls1021aqds/ls1021aqds.c b/board/freescale/ls1021aqds/ls1021aqds.c index d889ad5..be3358a 100644 --- a/board/freescale/ls1021aqds/ls1021aqds.c +++ b/board/freescale/ls1021aqds/ls1021aqds.c @@ -11,6 +11,7 @@ #include #include #include +#include #include #include #include @@ -140,17 +141,6 @@ unsigned long get_board_ddr_clk(void) return 66666666; } -unsigned int get_soc_major_rev(void) -{ - struct ccsr_gur __iomem *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR); - unsigned int svr, major; - - svr = in_be32(&gur->svr); - major = SVR_MAJ(svr); - - return major; -} - int select_i2c_ch_pca9547(u8 ch) { int ret; @@ -193,8 +183,6 @@ int board_mmc_init(bd_t *bis) int board_early_init_f(void) { struct ccsr_scfg *scfg = (struct ccsr_scfg *)CONFIG_SYS_FSL_SCFG_ADDR; - struct ccsr_cci400 *cci = (struct ccsr_cci400 *)CONFIG_SYS_CCI400_ADDR; - unsigned int major; #ifdef CONFIG_TSEC_ENET /* clear BD & FR bits for BE BD's and frame data */ @@ -205,40 +193,7 @@ int board_early_init_f(void) init_early_memctl_regs(); #endif -#ifdef CONFIG_FSL_QSPI - out_be32(&scfg->qspi_cfg, SCFG_QSPI_CLKSEL); -#endif - -#ifdef CONFIG_FSL_DCU_FB - out_be32(&scfg->pixclkcr, SCFG_PIXCLKCR_PXCKEN); -#endif - - /* Configure Little endian for SAI, ASRC and SPDIF */ - out_be32(&scfg->endiancr, SCFG_ENDIANCR_LE); - - /* - * Enable snoop requests and DVM message requests for - * Slave insterface S4 (A7 core cluster) - */ - out_le32(&cci->slave[4].snoop_ctrl, - CCI400_DVM_MESSAGE_REQ_EN | CCI400_SNOOP_REQ_EN); - - major = get_soc_major_rev(); - if (major == SOC_MAJOR_VER_1_0) { - /* - * Set CCI-400 Slave interface S1, S2 Shareable Override - * Register All transactions are treated as non-shareable - */ - out_le32(&cci->slave[1].sha_ord, CCI400_SHAORD_NON_SHAREABLE); - out_le32(&cci->slave[2].sha_ord, CCI400_SHAORD_NON_SHAREABLE); - - /* Workaround for the issue that DDR could not respond to - * barrier transaction which is generated by executing DSB/ISB - * instruction. Set CCI-400 control override register to - * terminate the barrier transaction. After DDR is initialized, - * allow barrier transaction to DDR again */ - out_le32(&cci->ctrl_ord, CCI400_CTRLORD_TERM_BARRIER); - } + arch_soc_init(); #if defined(CONFIG_DEEP_SLEEP) if (is_warm_boot()) diff --git a/board/freescale/ls1021atwr/ls1021atwr.c b/board/freescale/ls1021atwr/ls1021atwr.c index 4918c11..8eaff5f 100644 --- a/board/freescale/ls1021atwr/ls1021atwr.c +++ b/board/freescale/ls1021atwr/ls1021atwr.c @@ -12,6 +12,7 @@ #include #include #include +#include #include #include #include @@ -138,17 +139,6 @@ int checkboard(void) return 0; } -unsigned int get_soc_major_rev(void) -{ - struct ccsr_gur __iomem *gur = (void *)(CONFIG_SYS_FSL_GUTS_ADDR); - unsigned int svr, major; - - svr = in_be32(&gur->svr); - major = SVR_MAJ(svr); - - return major; -} - void ddrmc_init(void) { struct ccsr_ddr *ddr = (struct ccsr_ddr *)CONFIG_SYS_FSL_DDR_ADDR; @@ -394,8 +384,6 @@ conflict: int board_early_init_f(void) { struct ccsr_scfg *scfg = (struct ccsr_scfg *)CONFIG_SYS_FSL_SCFG_ADDR; - struct ccsr_cci400 *cci = (struct ccsr_cci400 *)CONFIG_SYS_CCI400_ADDR; - unsigned int major; #ifdef CONFIG_TSEC_ENET /* clear BD & FR bits for BE BD's and frame data */ @@ -407,33 +395,7 @@ int board_early_init_f(void) init_early_memctl_regs(); #endif -#ifdef CONFIG_FSL_DCU_FB - out_be32(&scfg->pixclkcr, SCFG_PIXCLKCR_PXCKEN); -#endif - -#ifdef CONFIG_FSL_QSPI - out_be32(&scfg->qspi_cfg, SCFG_QSPI_CLKSEL); -#endif - - /* Configure Little endian for SAI, ASRC and SPDIF */ - out_be32(&scfg->endiancr, SCFG_ENDIANCR_LE); - - /* - * Enable snoop requests and DVM message requests for - * Slave insterface S4 (A7 core cluster) - */ - out_le32(&cci->slave[4].snoop_ctrl, - CCI400_DVM_MESSAGE_REQ_EN | CCI400_SNOOP_REQ_EN); - - major = get_soc_major_rev(); - if (major == SOC_MAJOR_VER_1_0) { - /* - * Set CCI-400 Slave interface S1, S2 Shareable Override - * Register All transactions are treated as non-shareable - */ - out_le32(&cci->slave[1].sha_ord, CCI400_SHAORD_NON_SHAREABLE); - out_le32(&cci->slave[2].sha_ord, CCI400_SHAORD_NON_SHAREABLE); - } + arch_soc_init(); #if defined(CONFIG_DEEP_SLEEP) if (is_warm_boot()) {