From patchwork Tue Jun 30 02:36:16 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peng Fan X-Patchwork-Id: 489469 X-Patchwork-Delegate: sbabic@denx.de Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from theia.denx.de (theia.denx.de [85.214.87.163]) by ozlabs.org (Postfix) with ESMTP id 6C5BF14076C for ; Tue, 30 Jun 2015 12:37:38 +1000 (AEST) Received: from localhost (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id C0A924B6B3; Tue, 30 Jun 2015 04:37:23 +0200 (CEST) Received: from theia.denx.de ([127.0.0.1]) by localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id i50E_D1YSBFM; Tue, 30 Jun 2015 04:37:23 +0200 (CEST) Received: from theia.denx.de (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id 71EB84B6F4; Tue, 30 Jun 2015 04:37:17 +0200 (CEST) Received: from localhost (localhost [127.0.0.1]) by theia.denx.de (Postfix) with ESMTP id 4A8BB4B699 for ; Tue, 30 Jun 2015 04:37:04 +0200 (CEST) Received: from theia.denx.de ([127.0.0.1]) by localhost (theia.denx.de [127.0.0.1]) (amavisd-new, port 10024) with ESMTP id avCj6Gq7VtHk for ; Tue, 30 Jun 2015 04:37:04 +0200 (CEST) X-policyd-weight: NOT_IN_SBL_XBL_SPAMHAUS=-1.5 NOT_IN_SPAMCOP=-1.5 NOT_IN_BL_NJABL=-1.5 (only DNSBL check requested) Received: from na01-bn1-obe.outbound.protection.outlook.com (mail-bn1bbn0104.outbound.protection.outlook.com [157.56.111.104]) by theia.denx.de (Postfix) with ESMTPS id 5B5DD4B6B5 for ; Tue, 30 Jun 2015 04:36:48 +0200 (CEST) Received: from CH1PR03CA006.namprd03.prod.outlook.com (10.255.156.151) by BN1PR0301MB0673.namprd03.prod.outlook.com (10.160.171.22) with Microsoft SMTP Server (TLS) id 15.1.195.15; Tue, 30 Jun 2015 02:36:46 +0000 Received: from BY2FFO11FD022.protection.gbl (10.255.156.132) by CH1PR03CA006.outlook.office365.com (10.255.156.151) with Microsoft SMTP Server (TLS) id 15.1.201.16 via Frontend Transport; Tue, 30 Jun 2015 02:36:45 +0000 Authentication-Results: spf=fail (sender IP is 192.88.158.2) smtp.mailfrom=freescale.com; freescale.mail.onmicrosoft.com; dkim=none (message not signed) header.d=none; Received-SPF: Fail (protection.outlook.com: domain of freescale.com does not designate 192.88.158.2 as permitted sender) receiver=protection.outlook.com; client-ip=192.88.158.2; helo=az84smr01.freescale.net; Received: from az84smr01.freescale.net (192.88.158.2) by BY2FFO11FD022.mail.protection.outlook.com (10.1.15.211) with Microsoft SMTP Server (TLS) id 15.1.201.10 via Frontend Transport; Tue, 30 Jun 2015 02:36:45 +0000 Received: from linux-jyl1.ap.freescale.net (b51431-11.ap.freescale.net [10.193.102.204]) by az84smr01.freescale.net (8.14.3/8.14.0) with ESMTP id t5U2aMib016710; Mon, 29 Jun 2015 19:36:43 -0700 From: Peng Fan To: Date: Tue, 30 Jun 2015 10:36:16 +0800 Message-ID: <1435631776-9733-6-git-send-email-Peng.Fan@freescale.com> X-Mailer: git-send-email 1.8.4 In-Reply-To: <1435631776-9733-1-git-send-email-Peng.Fan@freescale.com> References: <1435631776-9733-1-git-send-email-Peng.Fan@freescale.com> X-EOPAttributedMessage: 0 X-Microsoft-Exchange-Diagnostics: 1; BY2FFO11FD022; 1:6TRxEPL2U0OpbCE/zEZzs9drtMdMzPnyfqsXQaMrZb93AXyNXvm0sNBn2vtrIWOsieUljukg1pJKxmznuV7jpN8mM4pD8fT/TGYsXMbmhkPqiwGcX4YlF/ja1AztK5m9626ve4e+u5Gaw6N1L15vpL+cpzJe/3C6rf5IOA+flYKd9dB+E80QbnnU2pthLfPwtzFGJiPXbGAp7K6F1TDOKFXeclOmOh2JYXevGfzPGp8bO4H1Of5ZQgJHnR0Xii5RYZTc40XnWxU7iGowRglp4U2+PhtVRREKYoKFGB6Zjw/IjquYz9gYSeEw4pYH8sla6TVxjCrzmkOJGeiVPGb9Ig== X-Forefront-Antispam-Report: CIP:192.88.158.2; CTRY:US; IPV:NLI; EFV:NLI; SFV:NSPM; SFS:(10019020)(6009001)(2980300002)(339900001)(189002)(199003)(48376002)(47776003)(85426001)(19580405001)(19580395003)(6806004)(575784001)(50226001)(86362001)(50986999)(76176999)(87936001)(46102003)(107886002)(5001960100002)(77156002)(110136002)(2950100001)(106466001)(36756003)(104016003)(2351001)(77096005)(189998001)(92566002)(50466002)(62966003)(105606002)(32563001)(4001430100001); DIR:OUT; SFP:1102; SCL:1; SRVR:BN1PR0301MB0673; H:az84smr01.freescale.net; FPR:; SPF:Fail; MLV:sfv; MX:1; A:1; LANG:en; MIME-Version: 1.0 X-Microsoft-Exchange-Diagnostics: 1; BN1PR0301MB0673; 2:+QrXPkIvTuhlkNXqDFAzG0S2BnZ6tdao7cA1nFARALr5sOXwHvzfyZLHzOy0x6M3; 3:BEQhGCpPV8alwP/Ef+ik+qBLMf9qU2UILOGFKRreo3B29PGSPpbp4L0/BphvHCeuNYIp/TM4q3/7du2shHFbVMPN9TGtzakHja+ztlnYkcZP0BAkf7NMmJDIXVZgt8tJUPOrwATUdTzhdMvE0JGWMcnPfvlCtmtq8lZIuiyGMyWqnjbJ+/LaJqkItge3lv3SBEqdO4yA1nP1pOQi1hQ4RjAubmZuDqTiU5S3iXdoTao=; 20:nwgfjbTkkUSNhRaymB99qm8IR6+6BUiCP7zjmeC20OTLXH9Z7FSazuPBwPcj7eG2bW/NiISKQGdWJMvjP5XNuFpr1fgSigoJLLp+tdPokT6AMavXWvh2WPmCBuaMIlBE3JlmKKUDuMsQOK1eIiwjPQuKih/1uDdlEIT1xq97di67oj9GGA3vVeZFdIQGPw7AELLhYeMbLVMKt0MNCG8Ph5qsoCcmRQzsZ0wKAKrZRIVtl0u5QnMcEoqkWwF3jL+69ojtqteY4F9kFgMgmr8SgC0SGLruouMy3FbY5szp4dhcjGCcUPrGE/mky+fgX81WapOoUgKu8x21pXmpZY9k3I6XTRy1YaS0iBPV9VrV+gg= X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:BN1PR0301MB0673; X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:; X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(5005006)(3002001); SRVR:BN1PR0301MB0673; BCL:0; PCL:0; RULEID:; SRVR:BN1PR0301MB0673; X-Microsoft-Exchange-Diagnostics: 1; BN1PR0301MB0673; 4:+3Nqs2ieqB8tT5MolwNExUXC8rV2t2LMuh2UC7sUAk3b4JrBuDG629mHCcrTB3eFWR3cZ9ONzLzynkAr06//GiHEO5eS2l+UL4s1eBZXUQWpxab3GgDxtE0Cb3i6pFGG5CIcU2NXHbBxGufHvZ76rk2g9M1lUaGGs9jgzrAApLT2sjTP4G3CxWtktowQ9M6MlZ1xM70W1BCZrjxWvvesic7LvwsEmZ6+oxxkbnsBjxybN07G1MG9K5CDx/R71wkG1AglHbMAznBv7itITzdP3l8z6T6uIFPmv2OoBN3g7uc= X-Forefront-PRVS: 06237E4555 X-Microsoft-Exchange-Diagnostics: 1; BN1PR0301MB0673; 23:74B7bFt8JY3Hdnh+CRm6k9PpIqyzZWAEe8kYpfbJLOLDsSsJQTGFQFX36ENWojjCqNdBDsunWK+pdX5/OGD75zK2lsFFZY6arZgCP+3xiYs0lx2TwhjHFeg37KvQddSp3z3CRR0qyTYl6F+p9Rfz4YCCFjIL4Yz3mlKBdJ6xcosAptQINy45uufnENb7WWPyM6Cl/UJoRZS6y0jqS2dtpnBH0pn6fQFq0VuQCNw/YVw0NCAAtSYoYcndAhyKek2+QHvz5EfW+LVG4sus5ZsTZwrG1l9cn29n/XpNo2N6h/oa9RAXBLzjgpVvDH4I7ZmER9yYOaFV6Kieujn6xqz1zfa56qxwfro+X/GW3RdpbwuFsN111sMfmocucwkwyykAIMDsZ9mBeCrtsGO0TZwFHmQcwnojLIMDgApejGmJnq14QbK6GrgQ9gBVW8PMB/1UR21NyW96BDH66vN+CKDpaz/8zgpQYI31SA+EyYitDT6VVBEkJc/hjEajUPgyOlMuIyg+tQIUvW7ANJVBx/um3SsniDutuSZmnCkEi1wLLu1QLBJ92aoL05ZsNdnVIsBWDrJYeG/i11ve/7Hvxkcv2cabIIa1Pv6RiaAJnwVjeljNLpm5jsZt7/5O/FT+4yp37Vl81Gw8juGXsDKY9p+WzfRE/2jMJ7boUtvp1KuPHCBQl6+E6Sb4pljJzI/QsPX1D7mboi9pfsd0sCPeFRchmMMqkUIYa70ZEMOaHLDqLexRlJ6lRIXaLGNkdp4Qs6ml/zz76EixdHtzk8df1dXg+8rPuTal7LlAKwvNBWybGS7N/MxhqdRwkypHw67aWli7tTRFqcCtOkl4y5cLC6B7DiBQV4+/wCxp1UdKltnMQwhAnBx1iTur7DndEAuMq+gLFee+OB2tz494YIbdWd6pJP67FxXvrVmYMnmh7HBQJNQ= X-Microsoft-Exchange-Diagnostics: 1; BN1PR0301MB0673; 5:Qd1J4k6SBGzSdqz/3AdmMvPWySfgQ086mRQR2H034ou6cWR2RlcUpHZi/+21E2Zvw5t2h5HJ7o5MGhMoaDBf0Dtf6UxZkykUVycMlcWuCVvJ473m+6Dq0OpOPLQS9uL1LjRL1Dj4Rnme5tdl6loJVw==; 24:ztOAa6FAxZZo0Qr00RZ/lpowUy8HlZm5v1t8AfRGQ9exsOZOSJgx+vftGoq+RH1eJX474xcvjbTiqQtqVtOOj//kQFguhk3tb345y5XannM=; 20:k0mzr+8pkigzYg19Y04ve11Jvm5lancZKTBlLn3bFshgs28oeD4qMaL42HuylvD66AraAY+Kdtz+rJH0ql01iA== X-OriginatorOrg: freescale.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Jun 2015 02:36:45.3277 (UTC) X-MS-Exchange-CrossTenant-Id: 710a03f5-10f6-4d38-9ff4-a80b81da590d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=710a03f5-10f6-4d38-9ff4-a80b81da590d; Ip=[192.88.158.2]; Helo=[az84smr01.freescale.net] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN1PR0301MB0673 Cc: fabio.estevam@freescale.com, u-boot@lists.denx.de Subject: [U-Boot] [PATCH V4 6/6] imx: mx6qpsabreauto: Add MX6QP SABREAUTO CPU3 board support X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.15 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" 1. Add DDR script for mx6qpsabreauto board. 2. On CPU3 board, enet RGMII tx clock is from internal PLL. Set the GPR5[9] and init the enet pll output to 125Mhz. 3. On CPU3 board, SW1ABC=VDDSOC_IN, SW2=VDDARM_IN. Build target: mx6qpsabreauto_config Boot Log: U-Boot 2015.07-rc2-00071-gfd985ff (Jun 29 2015 - 22:10:55 +0800) CPU: Freescale i.MX6QP rev1.0 996 MHz (running at 792 MHz) CPU: Automotive temperature grade (-40C to 125C) at 34C Reset cause: POR Board: MX6Q-Sabreauto revA I2C: ready DRAM: 2 GiB PMIC: PFUZE100 ID=0x10 Flash: 32 MiB NAND: 0 MiB MMC: FSL_SDHC: 0 *** Warning - bad CRC, using default environment No panel detected: default to HDMI Display: HDMI (1024x768) In: serial Out: serial Err: serial Net: FEC [PRIME] Hit any key to stop autoboot: 0 Note: In this patch, we still add a new config mx6qpsabreauto_config, since SPL is not supported now, and IMX_CONFIG is needed at build time, so add this config. Future, when SPL is converted, this config can be removed. Signed-off-by: Robin Gong Signed-off-by: Ye.Li Signed-off-by: Peng Fan Reviewed-by: Fabio Estevam --- Changes v4: Add Fabio's Reviewed-by Changes v3: 1. runtime setting DTB 2. In this patch, we still add a new config mx6qpsabreauto_config, since SPL is not supported now, and IMX_CONFIG is needed at build time, so add this config. All the patches in this patch set have been reworked with CONFIG_MX6QP removed to align with runtime check, but this IMX_CONFIG is needed at build time. Future, when SPL is converted, this config can be removed. Changes v2: 1. Remove unused macro in current upstream uboot. 2. setup_fec, remove non 6qp code. Add comments for gpr setting. 3. mx6qp.cfg is still same with v1. The settings is from IC and passed memory ddr stress test. Since we current have no plan to add SPL, so leave settings unchanged. board/freescale/mx6qsabreauto/mx6qp.cfg | 143 ++++++++++++++++++++++++++ board/freescale/mx6qsabreauto/mx6qsabreauto.c | 33 ++++-- configs/mx6qpsabreauto_defconfig | 5 + include/configs/mx6sabre_common.h | 2 + 4 files changed, 176 insertions(+), 7 deletions(-) create mode 100644 board/freescale/mx6qsabreauto/mx6qp.cfg create mode 100644 configs/mx6qpsabreauto_defconfig diff --git a/board/freescale/mx6qsabreauto/mx6qp.cfg b/board/freescale/mx6qsabreauto/mx6qp.cfg new file mode 100644 index 0000000..0370636 --- /dev/null +++ b/board/freescale/mx6qsabreauto/mx6qp.cfg @@ -0,0 +1,143 @@ +/* + * Copyright (C) 2015 Freescale Semiconductor, Inc. + * + * SPDX-License-Identifier: GPL-2.0+ + * + * Refer doc/README.imximage for more details about how-to configure + * and create imximage boot image + * + * The syntax is taken as close as possible with the kwbimage + */ +/* image version */ + +#define __ASSEMBLY__ +#include + +IMAGE_VERSION 2 + +/* + * Boot Device : one of spi, sd, eimnor, nand, sata: + * spinor: flash_offset: 0x0400 + * nand: flash_offset: 0x0400 + * sata: flash_offset: 0x0400 + * sd/mmc: flash_offset: 0x0400 + * eimnor: flash_offset: 0x1000 + */ +BOOT_FROM sd + +/* + * Device Configuration Data (DCD) + * + * Each entry must have the format: + * Addr-type Address Value + * + * where: + * Addr-type register length (1,2 or 4 bytes) + * Address absolute address of the register + * value value to be stored in the register + */ +DATA 4 0x020e0798 0x000C0000 +DATA 4 0x020e0758 0x00000000 +DATA 4 0x020e0588 0x00000030 +DATA 4 0x020e0594 0x00000030 +DATA 4 0x020e056c 0x00000030 +DATA 4 0x020e0578 0x00000030 +DATA 4 0x020e074c 0x00000030 +DATA 4 0x020e057c 0x00000030 +DATA 4 0x020e058c 0x00000000 +DATA 4 0x020e059c 0x00000030 +DATA 4 0x020e05a0 0x00000030 +DATA 4 0x020e078c 0x00000030 +DATA 4 0x020e0750 0x00020000 +DATA 4 0x020e05a8 0x00000030 +DATA 4 0x020e05b0 0x00000030 +DATA 4 0x020e0524 0x00000030 +DATA 4 0x020e051c 0x00000030 +DATA 4 0x020e0518 0x00000030 +DATA 4 0x020e050c 0x00000030 +DATA 4 0x020e05b8 0x00000030 +DATA 4 0x020e05c0 0x00000030 +DATA 4 0x020e0774 0x00020000 +DATA 4 0x020e0784 0x00000030 +DATA 4 0x020e0788 0x00000030 +DATA 4 0x020e0794 0x00000030 +DATA 4 0x020e079c 0x00000030 +DATA 4 0x020e07a0 0x00000030 +DATA 4 0x020e07a4 0x00000030 +DATA 4 0x020e07a8 0x00000030 +DATA 4 0x020e0748 0x00000030 +DATA 4 0x020e05ac 0x00000030 +DATA 4 0x020e05b4 0x00000030 +DATA 4 0x020e0528 0x00000030 +DATA 4 0x020e0520 0x00000030 +DATA 4 0x020e0514 0x00000030 +DATA 4 0x020e0510 0x00000030 +DATA 4 0x020e05bc 0x00000030 +DATA 4 0x020e05c4 0x00000030 +DATA 4 0x021b0800 0xa1390003 +DATA 4 0x021b080c 0x001b001e +DATA 4 0x021b0810 0x002e0029 +DATA 4 0x021b480c 0x001b002a +DATA 4 0x021b4810 0x0019002c +DATA 4 0x021b083c 0x43240334 +DATA 4 0x021b0840 0x0324031a +DATA 4 0x021b483c 0x43340344 +DATA 4 0x021b4840 0x03280276 +DATA 4 0x021b0848 0x44383A3E +DATA 4 0x021b4848 0x3C3C3846 +DATA 4 0x021b0850 0x2e303230 +DATA 4 0x021b4850 0x38283E34 +DATA 4 0x021b081c 0x33333333 +DATA 4 0x021b0820 0x33333333 +DATA 4 0x021b0824 0x33333333 +DATA 4 0x021b0828 0x33333333 +DATA 4 0x021b481c 0x33333333 +DATA 4 0x021b4820 0x33333333 +DATA 4 0x021b4824 0x33333333 +DATA 4 0x021b4828 0x33333333 +DATA 4 0x021b08b8 0x00000800 +DATA 4 0x021b48b8 0x00000800 +DATA 4 0x021b0004 0x00020036 +DATA 4 0x021b0008 0x09444040 +DATA 4 0x021b000c 0x898E7955 +DATA 4 0x021b0010 0xFF328F64 +DATA 4 0x021b0014 0x01FF00DB +DATA 4 0x021b0018 0x00001740 +DATA 4 0x021b001c 0x00008000 + +DATA 4 0x021b002c 0x000026d2 +DATA 4 0x021b0030 0x008E1023 +DATA 4 0x021b0040 0x00000047 +DATA 4 0x021b0400 0x12420000 +DATA 4 0x021b0000 0x841A0000 +DATA 4 0x00bb0008 0x00000004 +DATA 4 0x00bb000c 0x2891E41A +DATA 4 0x00bb0038 0x00000564 +DATA 4 0x00bb0014 0x00000040 +DATA 4 0x00bb0028 0x00000020 +DATA 4 0x00bb002c 0x00000020 +DATA 4 0x021b001c 0x04088032 +DATA 4 0x021b001c 0x00008033 +DATA 4 0x021b001c 0x00048031 +DATA 4 0x021b001c 0x09408030 +DATA 4 0x021b001c 0x04008040 +DATA 4 0x021b0020 0x00005800 +DATA 4 0x021b0818 0x00011117 +DATA 4 0x021b4818 0x00011117 +DATA 4 0x021b0004 0x00025576 +DATA 4 0x021b0404 0x00011006 +DATA 4 0x021b001c 0x00000000 +/* set the default clock gate to save power */ +DATA 4, 0x020c4068, 0x00C03F3F +DATA 4, 0x020c406c, 0x0030FC03 +DATA 4, 0x020c4070, 0x0FFFC000 +DATA 4, 0x020c4074, 0x3FF00000 +DATA 4, 0x020c4078, 0xFFFFF300 +DATA 4, 0x020c407c, 0x0F0000F3 +DATA 4, 0x020c4080, 0x00000FFF + +/* enable AXI cache for VDOA/VPU/IPU */ +DATA 4, 0x020e0010, 0xF00000CF +/* set IPU AXI-id1 Qos=0x1 AXI-id0/2/3 Qos=0x7 */ +DATA 4, 0x020e0018, 0x77177717 +DATA 4, 0x020e001c, 0x77177717 diff --git a/board/freescale/mx6qsabreauto/mx6qsabreauto.c b/board/freescale/mx6qsabreauto/mx6qsabreauto.c index 943a4bd..98602f8 100644 --- a/board/freescale/mx6qsabreauto/mx6qsabreauto.c +++ b/board/freescale/mx6qsabreauto/mx6qsabreauto.c @@ -354,9 +354,22 @@ int board_phy_config(struct phy_device *phydev) return 0; } -int board_eth_init(bd_t *bis) +static void setup_fec(void) { + if (is_mx6dqp()) { + /* + * select ENET MAC0 TX clock from PLL + */ + imx_iomux_set_gpr_register(5, 9, 1, 1); + enable_fec_anatop_clock(ENET_125MHZ); + } + setup_iomux_enet(); +} + +int board_eth_init(bd_t *bis) +{ + setup_fec(); return cpu_eth_init(bis); } @@ -495,17 +508,21 @@ int board_spi_cs_gpio(unsigned bus, unsigned cs) int power_init_board(void) { struct pmic *p; - unsigned int ret; + unsigned int value; p = pfuze_common_init(I2C_PMIC); if (!p) return -ENODEV; - ret = pfuze_mode_init(p, APS_PFM); - if (ret < 0) - return ret; + if (is_mx6dqp()) { + /* set SW2 staby volatage 0.975V*/ + pmic_reg_read(p, PFUZE100_SW2STBY, &value); + value &= ~0x3f; + value |= 0x17; + pmic_reg_write(p, PFUZE100_SW2STBY, value); + } - return 0; + return pfuze_mode_init(p, APS_PFM); } #ifdef CONFIG_CMD_BMODE @@ -525,7 +542,9 @@ int board_late_init(void) #ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG setenv("board_name", "SABREAUTO"); - if (is_cpu_type(MXC_CPU_MX6Q) || is_cpu_type(MXC_CPU_MX6D)) + if (is_mx6dqp()) + setenv("board_rev", "MX6QP"); + else if (is_cpu_type(MXC_CPU_MX6Q) || is_cpu_type(MXC_CPU_MX6D)) setenv("board_rev", "MX6Q"); else if (is_cpu_type(MXC_CPU_MX6DL) || is_cpu_type(MXC_CPU_MX6SOLO)) setenv("board_rev", "MX6DL"); diff --git a/configs/mx6qpsabreauto_defconfig b/configs/mx6qpsabreauto_defconfig new file mode 100644 index 0000000..606391e --- /dev/null +++ b/configs/mx6qpsabreauto_defconfig @@ -0,0 +1,5 @@ +CONFIG_ARM=y +CONFIG_TARGET_MX6QSABREAUTO=y +CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=board/freescale/mx6qsabreauto/mx6qp.cfg,MX6Q" +CONFIG_CMD_SETEXPR=y +CONFIG_CMD_NET=y diff --git a/include/configs/mx6sabre_common.h b/include/configs/mx6sabre_common.h index 397ad7b..5873c48 100644 --- a/include/configs/mx6sabre_common.h +++ b/include/configs/mx6sabre_common.h @@ -154,6 +154,8 @@ "fi;\0" \ "findfdt="\ "if test $fdt_file = undefined; then " \ + "if test $board_name = SABREAUTO && test $board_rev = MX6QP; then " \ + "setenv fdt_file imx6qp-sabreauto.dtb; fi; " \ "if test $board_name = SABREAUTO && test $board_rev = MX6Q; then " \ "setenv fdt_file imx6q-sabreauto.dtb; fi; " \ "if test $board_name = SABREAUTO && test $board_rev = MX6DL; then " \