[u-boot,v2,2/4] eth/r8152: reset PHY after setting it

Message ID	1394712342-15778-384-Taiwan-albertk@realtek.com
State	Accepted
Commit	16b9417b6ac64e8942064960a7e9b6fc8502a0a3
Delegated to:	Marek Vasut
Headers	show Return-Path: <u-boot-bounces@lists.denx.de> Authenticated-By: X-SpamFilter-By: ArmorX SpamTrap 5.69 with qID 05G9A2hL4020580, This message is accepted by code: ctloc85258 From: Hayes Wang <hayeswang@realtek.com> To: <marex@denx.de> CC: <nic_swsd@realtek.com>, <u-boot@lists.denx.de>, Hayes Wang <hayeswang@realtek.com> Subject: [PATCH u-boot v2 2/4] eth/r8152: reset PHY after setting it Date: Tue, 16 Jun 2020 17:09:45 +0800 Message-ID: <1394712342-15778-384-Taiwan-albertk@realtek.com> In-Reply-To: <1394712342-15778-382-Taiwan-albertk@realtek.com> References: <1394712342-15778-382-Taiwan-albertk@realtek.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Precedence: list Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" <u-boot-bounces@lists.denx.de>
Series	r8152: support more chips \| expand [u-boot,v2,0/4] r8152: support more chips [u-boot,v2,1/4] eth/r8152: reset bmu after disabling Tx/Rx [u-boot,v2,2/4] eth/r8152: reset PHY after setting it [u-boot,v2,3/4] eth/r8152: modify rtl_clear_bp function [u-boot,v2,4/4] eth/r8152: support RTL8153B/RTL8154B

Message ID

1394712342-15778-384-Taiwan-albertk@realtek.com

State

Accepted

Commit

16b9417b6ac64e8942064960a7e9b6fc8502a0a3

Delegated to:

Marek Vasut

Headers

show

Return-Path: <u-boot-bounces@lists.denx.de>
X-Original-To: incoming@patchwork.ozlabs.org
Delivered-To: patchwork-incoming@bilbo.ozlabs.org
Authentication-Results: ozlabs.org;
 spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de
 (client-ip=85.214.62.61; helo=phobos.denx.de;
 envelope-from=u-boot-bounces@lists.denx.de; receiver=<UNKNOWN>)
Authentication-Results: ozlabs.org;
 dmarc=none (p=none dis=none) header.from=realtek.com
Received: from phobos.denx.de (phobos.denx.de [85.214.62.61])
	(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
	 key-exchange X25519 server-signature RSA-PSS (4096 bits))
	(No client certificate requested)
	by ozlabs.org (Postfix) with ESMTPS id 49mMsD6v6tz9sR4
	for <incoming@patchwork.ozlabs.org>; Tue, 16 Jun 2020 19:12:00 +1000 (AEST)
Received: from h2850616.stratoserver.net (localhost [IPv6:::1])
	by phobos.denx.de (Postfix) with ESMTP id A76C981ED9;
	Tue, 16 Jun 2020 11:10:55 +0200 (CEST)
Authentication-Results: phobos.denx.de;
 dmarc=none (p=none dis=none) header.from=realtek.com
Authentication-Results: phobos.denx.de;
 spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de
Received: by phobos.denx.de (Postfix, from userid 109)
 id 9CBA681EC5; Tue, 16 Jun 2020 11:10:44 +0200 (CEST)
X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de
X-Spam-Level: 
X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE,
 URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.2
Received: from rtits2.realtek.com.tw (rtits2.realtek.com [211.75.126.72])
 (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits))
 (No client certificate requested)
 by phobos.denx.de (Postfix) with ESMTPS id B565081EB4
 for <u-boot@lists.denx.de>; Tue, 16 Jun 2020 11:10:17 +0200 (CEST)
Authentication-Results: phobos.denx.de;
 dmarc=none (p=none dis=none) header.from=realtek.com
Authentication-Results: phobos.denx.de;
 spf=pass smtp.mailfrom=hayeswang@realtek.com
Authenticated-By: 
X-SpamFilter-By: ArmorX SpamTrap 5.69 with qID 05G9A2hL4020580,
 This message is accepted by code: ctloc85258
Received: from mail.realtek.com (rtexmb06.realtek.com.tw[172.21.6.99])
 by rtits2.realtek.com.tw (8.15.2/2.66/5.86) with ESMTPS id 05G9A2hL4020580
 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT);
 Tue, 16 Jun 2020 17:10:02 +0800
Received: from RTEXMB04.realtek.com.tw (172.21.6.97) by
 RTEXMB06.realtek.com.tw (172.21.6.99) with Microsoft SMTP Server
 (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id
 15.1.1779.2; Tue, 16 Jun 2020 17:10:01 +0800
Received: from fc30.localdomain (172.21.177.138) by RTEXMB04.realtek.com.tw
 (172.21.6.97) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1779.2; Tue, 16 Jun
 2020 17:10:01 +0800
From: Hayes Wang <hayeswang@realtek.com>
To: <marex@denx.de>
CC: <nic_swsd@realtek.com>, <u-boot@lists.denx.de>, Hayes Wang
 <hayeswang@realtek.com>
Subject: [PATCH u-boot v2 2/4] eth/r8152: reset PHY after setting it
Date: Tue, 16 Jun 2020 17:09:45 +0800
Message-ID: <1394712342-15778-384-Taiwan-albertk@realtek.com>
X-Mailer: Microsoft Office Outlook 11
In-Reply-To: <1394712342-15778-382-Taiwan-albertk@realtek.com>
References: <1394712342-15778-382-Taiwan-albertk@realtek.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-Originating-IP: [172.21.177.138]
X-ClientProxiedBy: RTEXMB06.realtek.com.tw (172.21.6.99) To
 RTEXMB04.realtek.com.tw (172.21.6.97)
X-BeenThere: u-boot@lists.denx.de
X-Mailman-Version: 2.1.30rc1
Precedence: list
List-Id: U-Boot discussion <u-boot.lists.denx.de>
List-Unsubscribe: <https://lists.denx.de/options/u-boot>,
 <mailto:u-boot-request@lists.denx.de?subject=unsubscribe>
List-Archive: <https://lists.denx.de/pipermail/u-boot/>
List-Post: <mailto:u-boot@lists.denx.de>
List-Help: <mailto:u-boot-request@lists.denx.de?subject=help>
List-Subscribe: <https://lists.denx.de/listinfo/u-boot>,
 <mailto:u-boot-request@lists.denx.de?subject=subscribe>
Errors-To: u-boot-bounces@lists.denx.de
Sender: "U-Boot" <u-boot-bounces@lists.denx.de>
X-Virus-Scanned: clamav-milter 0.102.2 at phobos.denx.de
X-Virus-Status: Clean

Series

r8152: support more chips | expand

Commit Message

Hayes Wang June 16, 2020, 9:09 a.m. UTC

Some settings of PHY have to work after resetting PHY.

Signed-off-by: Hayes Wang <hayeswang@realtek.com>
---
 drivers/usb/eth/r8152.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/usb/eth/r8152.c b/drivers/usb/eth/r8152.c
index 041cb22dd3..7f988543a1 100644
--- a/drivers/usb/eth/r8152.c
+++ b/drivers/usb/eth/r8152.c
@@ -947,7 +947,7 @@  static int rtl8152_set_speed(struct r8152 *tp, u8 autoneg, u16 speed, u8 duplex)
 			return -EINVAL;
 		}
 
-		bmcr = BMCR_ANENABLE | BMCR_ANRESTART;
+		bmcr = BMCR_ANENABLE | BMCR_ANRESTART | BMCR_RESET;
 	}
 
 	if (tp->supports_gmii)

[u-boot,v2,2/4] eth/r8152: reset PHY after setting it

Commit Message

Patch