From patchwork Sat Jun 20 14:15:27 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Philippe Reynes X-Patchwork-Id: 486984 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from mail-wg0-x23d.google.com (mail-wg0-x23d.google.com [IPv6:2a00:1450:400c:c00::23d]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 8097F1401CB for ; Sun, 21 Jun 2015 00:19:56 +1000 (AEST) Authentication-Results: ozlabs.org; dkim=pass (2048-bit key; unprotected) header.d=googlegroups.com header.i=@googlegroups.com header.b=hTFvuyCV; dkim-atps=neutral Received: by wggz12 with SMTP id z12sf38695686wgg.0 for ; Sat, 20 Jun 2015 07:19:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=googlegroups.com; s=20120806; h=mime-version:from:to:cc:subject:date:message-id:in-reply-to :references:x-original-sender:x-original-authentication-results :reply-to:content-type:precedence:mailing-list:list-id :x-spam-checked-in-group:list-post:list-help:list-archive:sender :list-subscribe:list-unsubscribe; bh=74qYjU3ZqbaaxGxb7jeFV32IPo3bRbwuS6G6B+c7HjQ=; b=hTFvuyCVAXm2G0sSu3L3iWLWpmN3Y2d323DEYczh9cWBdE/l7DUdxgOkfbtkS9Rgas DHbWc0zGPfpavUQUeiMNh2M5lOu25zpEBqJpJA1BVUFhgvBVff+JVEWcmd5EIzKJzFCY hpgqkLctdfqEyIUVlvoHQ4LJXQPBhoiLHD6D329V8wGio2pEpzjJEBXw3i6DmUS/sXBe 7qjjvfvfHTUwP6Al9qk08L894ygJlhaWyd73I8ZZa721XPrxUifEgOxdKbQwGKOKsqUL caBeH6Fas4LSEncIMgT0ALRQug6cy56vZn3VNyL7XDpluPRcRMDa9ED8n9bJ3onevdqT vSPw== X-Received: by 10.152.37.230 with SMTP id b6mr302984lak.6.1434809993675; Sat, 20 Jun 2015 07:19:53 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: rtc-linux@googlegroups.com Received: by 10.152.37.105 with SMTP id x9ls743714laj.11.gmail; Sat, 20 Jun 2015 07:19:53 -0700 (PDT) X-Received: by 10.152.5.2 with SMTP id o2mr19949219lao.0.1434809993049; Sat, 20 Jun 2015 07:19:53 -0700 (PDT) Received: from mail-wi0-x22f.google.com (mail-wi0-x22f.google.com. [2a00:1450:400c:c05::22f]) by gmr-mx.google.com with ESMTPS id gt9si432283wib.2.2015.06.20.07.19.53 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sat, 20 Jun 2015 07:19:53 -0700 (PDT) Received-SPF: pass (google.com: domain of tremyfr@gmail.com designates 2a00:1450:400c:c05::22f as permitted sender) client-ip=2a00:1450:400c:c05::22f; Received: by mail-wi0-x22f.google.com with SMTP id gi11so40255961wic.0 for ; Sat, 20 Jun 2015 07:19:53 -0700 (PDT) X-Received: by 10.180.90.11 with SMTP id bs11mr16334412wib.52.1434809992975; Sat, 20 Jun 2015 07:19:52 -0700 (PDT) Received: from localhost.localdomain (bny93-7-88-161-33-221.fbx.proxad.net. [88.161.33.221]) by mx.google.com with ESMTPSA id p2sm5718326wix.11.2015.06.20.07.19.51 (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Sat, 20 Jun 2015 07:19:52 -0700 (PDT) From: Philippe Reynes To: a.zummo@towertech.it, alexandre.belloni@free-electrons.com, shawn.guo@linaro.org, kernel@pengutronix.de, linux@arm.linux.org.uk Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, rtc-linux@googlegroups.com, Philippe Reynes Subject: [rtc-linux] [PATCH v2 1/6] imx31: add a second rtc clock Date: Sat, 20 Jun 2015 16:15:27 +0200 Message-Id: <1434809732-8996-2-git-send-email-tremyfr@gmail.com> X-Mailer: git-send-email 1.7.4.4 In-Reply-To: <1434809732-8996-1-git-send-email-tremyfr@gmail.com> References: <1434809732-8996-1-git-send-email-tremyfr@gmail.com> X-Original-Sender: tremyfr@gmail.com X-Original-Authentication-Results: gmr-mx.google.com; spf=pass (google.com: domain of tremyfr@gmail.com designates 2a00:1450:400c:c05::22f as permitted sender) smtp.mail=tremyfr@gmail.com; dkim=pass header.i=@gmail.com; dmarc=pass (p=NONE dis=NONE) header.from=gmail.com Reply-To: rtc-linux@googlegroups.com Precedence: list Mailing-list: list rtc-linux@googlegroups.com; contact rtc-linux+owners@googlegroups.com List-ID: X-Spam-Checked-In-Group: rtc-linux@googlegroups.com X-Google-Group-Id: 712029733259 List-Post: , List-Help: , List-Archive: , List-Unsubscribe: , The mxc rtc driver needs two clock. It was defined only one clock, so we define the second clock. Signed-off-by: Philippe Reynes --- arch/arm/mach-imx/clk-imx31.c | 3 ++- 1 files changed, 2 insertions(+), 1 deletions(-) diff --git a/arch/arm/mach-imx/clk-imx31.c b/arch/arm/mach-imx/clk-imx31.c index 286ef42..480c54f 100644 --- a/arch/arm/mach-imx/clk-imx31.c +++ b/arch/arm/mach-imx/clk-imx31.c @@ -130,7 +130,8 @@ int __init mx31_clocks_init(unsigned long fref) clk_register_clkdev(clk[cspi3_gate], NULL, "imx31-cspi.2"); clk_register_clkdev(clk[pwm_gate], "pwm", NULL); clk_register_clkdev(clk[wdog_gate], NULL, "imx2-wdt.0"); - clk_register_clkdev(clk[rtc_gate], NULL, "imx21-rtc"); + clk_register_clkdev(clk[ckil], "rtc", "imx21-rtc"); + clk_register_clkdev(clk[rtc_gate], "ipg", "imx21-rtc"); clk_register_clkdev(clk[epit1_gate], "epit", NULL); clk_register_clkdev(clk[epit2_gate], "epit", NULL); clk_register_clkdev(clk[nfc], NULL, "imx27-nand.0");