From patchwork Sat Jan 30 01:01:15 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alistair Francis X-Patchwork-Id: 575905 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Received: from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11]) (using TLSv1 with cipher AES256-SHA (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 25D9F140BF7 for ; Sat, 30 Jan 2016 12:12:06 +1100 (AEDT) Received: from localhost ([::1]:37267 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1aPK56-0002Qr-6V for incoming@patchwork.ozlabs.org; Fri, 29 Jan 2016 20:12:04 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:55174) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1aPJxI-0005MQ-4L for qemu-devel@nongnu.org; Fri, 29 Jan 2016 20:04:02 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1aPJxD-00089l-75 for qemu-devel@nongnu.org; Fri, 29 Jan 2016 20:03:59 -0500 Received: from mail-bl2nam02on0072.outbound.protection.outlook.com ([104.47.38.72]:24098 helo=NAM02-BL2-obe.outbound.protection.outlook.com) by eggs.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1aPJxD-00089Q-1j for qemu-devel@nongnu.org; Fri, 29 Jan 2016 20:03:55 -0500 Received: from BL2NAM02HT148.eop-nam02.prod.protection.outlook.com (10.152.76.187) by BL2NAM02HT088.eop-nam02.prod.protection.outlook.com (10.152.77.64) with Microsoft SMTP Server (TLS) id 15.1.355.15; Sat, 30 Jan 2016 01:03:54 +0000 Received: from BL2NAM02FT039.eop-nam02.prod.protection.outlook.com (10.152.76.60) by BL2NAM02HT148.eop-nam02.prod.protection.outlook.com (10.152.76.187) with Microsoft SMTP Server (TLS) id 15.1.355.15; Sat, 30 Jan 2016 01:03:53 +0000 Authentication-Results: spf=fail (sender IP is 149.199.60.96) smtp.mailfrom=xilinx.com; suse.de; dkim=none (message not signed) header.d=none; suse.de; dmarc=none action=none header.from=xilinx.com; Received-SPF: Fail (protection.outlook.com: domain of xilinx.com does not designate 149.199.60.96 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.60.96; helo=xsj-tvapsmtpgw01; Received: from xsj-tvapsmtpgw01 (149.199.60.96) by BL2NAM02FT039.mail.protection.outlook.com (10.152.77.152) with Microsoft SMTP Server (TLS) id 15.1.355.15 via Frontend Transport; Sat, 30 Jan 2016 01:03:53 +0000 Received: from 172-16-1-203.xilinx.com ([172.16.1.203]:45529 helo=xsj-tvapsmtp02.xilinx.com) by xsj-tvapsmtpgw01 with esmtp (Exim 4.63) (envelope-from ) id 1aPJxA-0002Nu-C3; Fri, 29 Jan 2016 17:03:52 -0800 Received: from [127.0.0.1] (port=52747 helo=tsj-smtp-dlp1.xlnx.xilinx.com) by xsj-tvapsmtp02.xilinx.com with esmtp (Exim 4.63) (envelope-from ) id 1aPJxA-0002v1-7c; Fri, 29 Jan 2016 17:03:52 -0800 Received: from xsj-tvapsmtp02 (smtptest.xilinx.com [172.16.1.203]) by tsj-smtp-dlp1.xlnx.xilinx.com (8.13.8/8.13.1) with ESMTP id u0U0wFwK022109; Fri, 29 Jan 2016 16:58:15 -0800 Received: from [172.19.74.182] (port=49998 helo=xsjalistai50.xlnx.xilinx.com) by xsj-tvapsmtp02 with esmtp (Exim 4.63) (envelope-from ) id 1aPJx9-0002uy-Em; Fri, 29 Jan 2016 17:03:51 -0800 From: Alistair Francis To: , , Date: Fri, 29 Jan 2016 17:01:15 -0800 Message-ID: <3fceee1de45a06a01119003f253c78ca42a17910.1454115217.git.alistair.francis@xilinx.com> X-Mailer: git-send-email 2.5.0 In-Reply-To: References: X-RCIS-Action: ALLOW X-TM-AS-MML: disable X-TM-AS-Product-Ver: IMSS-7.1.0.1679-8.0.0.1202-22054.006 X-TM-AS-Result: No--16.562-7.0-31-10 X-imss-scan-details: No--16.562-7.0-31-10 X-TMASE-MatchedRID: F7uwUvpJmwn/uyguzMmOKFz+axQLnAVB+eBf9ovw8I1zeKCaw73ZgQQy VB/q66frzTKJ5j6MjLVffUkQRDINxPgBWl/Ex3vB+cKX6yCQ13v/dK6JacgEu7rHn+Gm5OqdIE6 KlxNg++sXlHizt4pAW751pkQVwz+7sPJBU3ZwaVHETBJM55VRDjuvYa1v2IFh0c4jGwXkyPlmKV VGR/lKLvUtOBUnmrZfndQ6nUJWlG0tlu2PjaXfURl7FdaNVULczbQL1Pyxipk2/UwdvFG5ImCzO eIofg8foWr4Xyi5hiTKBf/S53KIpNh8848Kmd8CuS60kc5B9SwXjfGTDxEzLcA0eOJZYj7tVRRq aNz7dMLEy6OZfIZqFYAy6p60ZV62fJ5/bZ6npdiQZS2ujCtcuA== X-EOPAttributedMessage: 0 X-Forefront-Antispam-Report: CIP:149.199.60.96; CTRY:US; IPV:NLI; EFV:NLI; SFV:NSPM; SFS:(10009020)(6009001)(2980300002)(1110001)(1109001)(339900001)(189002)(199003)(5001960100002)(85426001)(2950100001)(106466001)(1220700001)(77096005)(6806005)(5001770100001)(586003)(1096002)(5008740100001)(105606002)(11100500001)(19580395003)(5003600100002)(50986999)(229853001)(76176999)(86362001)(2201001)(19580405001)(36756003)(47776003)(189998001)(4326007)(5003940100001)(118296001)(71366001)(3470700001)(33646002)(50226001)(64026002)(50466002)(92566002)(87936001)(2906002)(48376002)(5890100001)(107986001); DIR:OUT; SFP:1101; SCL:1; SRVR:BL2NAM02HT148; H:xsj-tvapsmtpgw01; FPR:; SPF:Fail; MLV:sfv; MX:1; A:1; LANG:en; MIME-Version: 1.0 X-MS-Office365-Filtering-Correlation-Id: 099806f0-721b-4a78-2e4f-08d3291138c9 X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:BL2NAM02HT148; X-Microsoft-Antispam-PRVS: <13ce18c452f14383a32aa8a1f47838d2@BL2NAM02HT148.eop-nam02.prod.protection.outlook.com> X-Exchange-Antispam-Report-Test: UriScan:(192813158149592); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(2401047)(13024025)(5005006)(13018025)(13023025)(8121501046)(13015025)(13017025)(10201501046)(3002001); SRVR:BL2NAM02HT148; BCL:0; PCL:0; RULEID:; SRVR:BL2NAM02HT148; X-Forefront-PRVS: 083751FCA6 X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Jan 2016 01:03:53.0294 (UTC) X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c; Ip=[149.199.60.96]; Helo=[xsj-tvapsmtpgw01] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL2NAM02HT148 X-OriginatorOrg: xilinx.com X-detected-operating-system: by eggs.gnu.org: Windows 7 or 8 [fuzzy] X-Received-From: 104.47.38.72 Cc: edgar.iglesias@xilinx.com, edgar.iglesias@gmail.com, crosthwaitepeter@gmail.com, afaerber@suse.de, alistair.francis@xilinx.com Subject: [Qemu-devel] [PATCH v3 14/16] register: Add GPIO API X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.14 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org From: Peter Crosthwaite Add GPIO functionality to the register API. This allows association and automatic connection of GPIOs to bits in registers. GPIO inputs will attach to handlers that automatically set read-only bits in registers. GPIO outputs will be updated to reflect their field value when their respective registers are written (or reset). Supports active low GPIOs. This is particularly effective for implementing system level controllers, where heterogenous collections of control signals are placed is a SoC specific peripheral then propagated all over the system. Signed-off-by: Peter Crosthwaite [ EI Changes: * register: Add a polarity field to GPIO connections Makes it possible to directly connect active low signals to generic interrupt pins. ] Signed-off-by: Edgar E. Iglesias Signed-off-by: Alistair Francis --- hw/core/register.c | 94 +++++++++++++++++++++++++++++++++++++++++++++++++++ include/hw/register.h | 26 ++++++++++++++ 2 files changed, 120 insertions(+) diff --git a/hw/core/register.c b/hw/core/register.c index 4d7dd95..f461cd7 100644 --- a/hw/core/register.c +++ b/hw/core/register.c @@ -138,6 +138,8 @@ void register_write(RegisterInfo *reg, uint64_t val, uint64_t we) register_write_fast: register_write_val(reg, new_val); + register_refresh_gpios(reg, old_val); + if (ac->post_write) { ac->post_write(reg, new_val); } @@ -180,18 +182,85 @@ uint64_t register_read(RegisterInfo *reg) void register_reset(RegisterInfo *reg) { assert(reg); + uint64_t old_val; if (!reg->data || !reg->access) { return; } + old_val = register_read_val(reg); + register_write_val(reg, reg->access->reset); + register_refresh_gpios(reg, old_val); +} + +void register_refresh_gpios(RegisterInfo *reg, uint64_t old_value) +{ + const RegisterAccessInfo *ac; + const RegisterGPIOMapping *gpio; + + ac = reg->access; + for (gpio = ac->gpios; gpio && gpio->name; gpio++) { + int i; + + if (gpio->input) { + continue; + } + + for (i = 0; i < gpio->num; ++i) { + uint64_t gpio_value, gpio_value_old; + + qemu_irq gpo = qdev_get_gpio_out_named(DEVICE(reg), gpio->name, i); + gpio_value_old = extract64(old_value, + gpio->bit_pos + i * gpio->width, + gpio->width) ^ gpio->polarity; + gpio_value = extract64(register_read_val(reg), + gpio->bit_pos + i * gpio->width, + gpio->width) ^ gpio->polarity; + if (!(gpio_value_old ^ gpio_value)) { + continue; + } + if (reg->debug && gpo) { + qemu_log("refreshing gpio out %s to %" PRIx64 "\n", + gpio->name, gpio_value); + } + qemu_set_irq(gpo, gpio_value); + } + } +} + +typedef struct DeviceNamedGPIOHandlerOpaque { + DeviceState *dev; + const char *name; +} DeviceNamedGPIOHandlerOpaque; + +static void register_gpio_handler(void *opaque, int n, int level) +{ + DeviceNamedGPIOHandlerOpaque *gho = opaque; + RegisterInfo *reg = REGISTER(gho->dev); + + const RegisterAccessInfo *ac; + const RegisterGPIOMapping *gpio; + + ac = reg->access; + for (gpio = ac->gpios; gpio && gpio->name; gpio++) { + if (gpio->input && !strcmp(gho->name, gpio->name)) { + register_write_val(reg, deposit64(register_read_val(reg), + gpio->bit_pos + n * gpio->width, + gpio->width, + level ^ gpio->polarity)); + return; + } + } + + abort(); } void register_init(RegisterInfo *reg) { assert(reg); const RegisterAccessInfo *ac; + const RegisterGPIOMapping *gpio; if (!reg->data || !reg->access) { return; @@ -200,6 +269,30 @@ void register_init(RegisterInfo *reg) object_initialize((void *)reg, sizeof(*reg), TYPE_REGISTER); ac = reg->access; + for (gpio = ac->gpios; gpio && gpio->name; gpio++) { + if (!gpio->num) { + ((RegisterGPIOMapping *)gpio)->num = 1; + } + if (!gpio->width) { + ((RegisterGPIOMapping *)gpio)->width = 1; + } + if (gpio->input) { + DeviceNamedGPIOHandlerOpaque gho = { + .name = gpio->name, + .dev = DEVICE(reg), + }; + qemu_irq irq; + + qdev_init_gpio_in_named(DEVICE(reg), register_gpio_handler, + gpio->name, gpio->num); + irq = qdev_get_gpio_in_named(DEVICE(reg), gpio->name, gpio->num); + qemu_irq_set_opaque(irq, g_memdup(&gho, sizeof(gho))); + } else { + qemu_irq *gpos = g_new0(qemu_irq, gpio->num); + + qdev_init_gpio_out_named(DEVICE(reg), gpos, gpio->name, gpio->num); + } + } /* if there are no debug msgs and no RMW requirement, mark for fast write */ reg->write_lite = reg->debug || ac->ro || ac->w1c || ac->pre_write || @@ -279,6 +372,7 @@ void register_init_block32(DeviceState *owner, const RegisterAccessInfo *rae, .opaque = owner, }; register_init(r); + qdev_pass_all_gpios(DEVICE(r), owner); memory_region_init_io(&r->mem, OBJECT(owner), ops, r, r->access->name, sizeof(uint32_t)); diff --git a/include/hw/register.h b/include/hw/register.h index 30dedbf..9a8a94b 100644 --- a/include/hw/register.h +++ b/include/hw/register.h @@ -13,6 +13,7 @@ #include "hw/qdev-core.h" #include "exec/memory.h" +#include "hw/irq.h" typedef struct RegisterInfo RegisterInfo; typedef struct RegisterAccessInfo RegisterAccessInfo; @@ -28,6 +29,18 @@ typedef struct RegisterAccessError { const char *reason; } RegisterAccessError; +#define REG_GPIO_POL_HIGH 0 +#define REG_GPIO_POL_LOW 1 + +typedef struct RegisterGPIOMapping { + const char *name; + uint8_t bit_pos; + bool input; + bool polarity; + uint8_t num; + uint8_t width; +} RegisterGPIOMapping; + /** * Access description for a register that is part of guest accessible device * state. @@ -78,6 +91,8 @@ struct RegisterAccessInfo { uint64_t (*post_read)(RegisterInfo *reg, uint64_t val); + const RegisterGPIOMapping *gpios; + struct { hwaddr addr; } decode; @@ -157,6 +172,17 @@ void register_reset(RegisterInfo *reg); void register_init(RegisterInfo *reg); /** + * Refresh GPIO outputs based on diff between old value register current value. + * GPIOs are refreshed for fields where the old value differs to the current + * value. + * + * @reg: Register to refresh GPIO outs + * @old_value: previous value of register + */ + +void register_refresh_gpios(RegisterInfo *reg, uint64_t old_value); + +/** * Memory API MMIO write handler that will write to a Register API register. * _be for big endian variant and _le for little endian. * @opaque: RegisterInfo to write to