diff mbox series

[PULL,15/19] MAINTAINERS: Add a SiFive machine section

Message ID 20210218015934.1623959-16-alistair.francis@wdc.com
State New
Headers show
Series [PULL,01/19] target/riscv: Declare csr_ops[] with a known size | expand

Commit Message

Alistair Francis Feb. 18, 2021, 1:59 a.m. UTC 
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Acked-by: Bin Meng <bin.meng@windriver.com>
Acked-by: Palmer Dabbelt <palmerdabbelt@google.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com>
Message-id: 6bc077e5ae4a9512c8adf81ae194718f2f17c402.1612836645.git.alistair.francis@wdc.com
---
 MAINTAINERS | 9 +++++++++
 1 file changed, 9 insertions(+)
diff mbox series

Patch

diff --git a/MAINTAINERS b/MAINTAINERS
index 68ee271792..3543a03343 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -1363,6 +1363,15 @@  F: include/hw/misc/mchp_pfsoc_dmc.h
 F: include/hw/misc/mchp_pfsoc_ioscb.h
 F: include/hw/misc/mchp_pfsoc_sysreg.h
 
+SiFive Machines
+M: Alistair Francis <Alistair.Francis@wdc.com>
+M: Bin Meng <bin.meng@windriver.com>
+M: Palmer Dabbelt <palmer@dabbelt.com>
+L: qemu-riscv@nongnu.org
+S: Supported
+F: hw/*/*sifive*.c
+F: include/hw/*/*sifive*.h
+
 RX Machines
 -----------
 rx-gdbsim