From patchwork Tue May 8 17:31:28 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Edgar E. Iglesias" X-Patchwork-Id: 910371 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (mailfrom) smtp.mailfrom=nongnu.org (client-ip=2001:4830:134:3::11; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=gmail.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="mKYF5g2w"; dkim-atps=neutral Received: from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11]) (using TLSv1 with cipher AES256-SHA (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 40gRcl6qTsz9s34 for ; Wed, 9 May 2018 03:41:43 +1000 (AEST) Received: from localhost ([::1]:52608 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fG6cP-00088e-GE for incoming@patchwork.ozlabs.org; Tue, 08 May 2018 13:41:41 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:43969) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fG6TH-0008Eg-IX for qemu-devel@nongnu.org; Tue, 08 May 2018 13:32:18 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1fG6TG-0005Mp-It for qemu-devel@nongnu.org; Tue, 08 May 2018 13:32:15 -0400 Received: from mail-lf0-x241.google.com ([2a00:1450:4010:c07::241]:36823) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1fG6TG-0005MB-Bn for qemu-devel@nongnu.org; Tue, 08 May 2018 13:32:14 -0400 Received: by mail-lf0-x241.google.com with SMTP id t129-v6so7739319lff.3 for ; Tue, 08 May 2018 10:32:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=nQcTo0YT+OPCjJij+tchgJlTOgLetlK+p9J9reJhdlA=; b=mKYF5g2wp6FS4AxgWC7Rw5UNfxkHgp8+Ei3Yjp6jNV+bW9hucjT9SAoAW4I4r6NcKA A+7P4NZdyXwGcbiLcZ0+mNFQggbVQwSQPFiFEqwNxcFhBhrnf7XoMwv2FzAHlbZlRNy8 TILOWGy+LCrXk/U2QxeJYqkUb5FoQMYC9gNj8uaRFXXPlHnWlP6/SezqjYptDouki6CJ 3OLpMj1bpXjRcXyT82NNaGthG4jtEBB4XsIJcDYpTwWV2B0Y1Eem/Cd+wEogbaPtYlcD tzPsp1JTp9rlbVXyDDrjHxmy4YMnhn6sZGkzwHeM7JmvLsKu2J+eqphgUBuuHvU2BIPj 4QMg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=nQcTo0YT+OPCjJij+tchgJlTOgLetlK+p9J9reJhdlA=; b=KEF6cmnnYtoWAqJBTYJVIkCMOKiNO1EyKTTrWJC0H5S78PpoI6onF2wp7quvGc1hxF etfEHxSkh00sUKKx0oZeny4dffqzVkNiGT9I6j23ZE4eeP4sGC5RvegfZUssbT77PdJs bRro1RecAySzSmWtn7flVlrlSJ97X4AfLq6GOul0f+QQlkMTscNufBbcqGpeFMl1myx/ n/WRHpToirJEoZ1mfbZoTuej7rD+l3syGdgmF9+SBXSo/EKk9JIVfQHjee6B91uZNdGq YHOIOeVsI/mp4u83Y9PCVcsD5msbLWPRH1m9pAiSRLviAyFYv6rQDV1KLuYLwcwM8Ath RyIQ== X-Gm-Message-State: ALKqPwfSHNG0L4pRXQPFMnUOuGsZMiaHTqZ/Gnp+NjzyzfKsJnOzTFPZ aaXaA3d1TbElN1GpYgVq8COwIQ== X-Google-Smtp-Source: AB8JxZpn8hCe4fosN3zN5nr0eq1Hx47GyRhlf0a7EqIWJkZKIGvPWEAzbsy7vmAQtjru56E9c1Dr7g== X-Received: by 2002:a19:ead6:: with SMTP id y83-v6mr6365659lfi.117.1525800732874; Tue, 08 May 2018 10:32:12 -0700 (PDT) Received: from gmail.com (81-231-232-130-no39.tbcn.telia.com. [81.231.232.130]) by smtp.gmail.com with ESMTPSA id q5-v6sm4795368ljq.91.2018.05.08.10.32.11 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 08 May 2018 10:32:11 -0700 (PDT) From: "Edgar E. Iglesias" To: qemu-devel@nongnu.org Date: Tue, 8 May 2018 19:31:28 +0200 Message-Id: <20180508173152.29327-13-edgar.iglesias@gmail.com> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20180508173152.29327-1-edgar.iglesias@gmail.com> References: <20180508173152.29327-1-edgar.iglesias@gmail.com> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4010:c07::241 Subject: [Qemu-devel] [PATCH v2 12/36] target-microblaze: Remove pointer indirection for ld/st addresses X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: edgar.iglesias@xilinx.com, peter.maydell@linaro.org, sai.pavan.boddu@xilinx.com, frasse.iglesias@gmail.com, alistair@alistair23.me, richard.henderson@linaro.org, frederic.konrad@adacore.com Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" From: "Edgar E. Iglesias" Reviewed-by: Alistair Francis Reviewed-by: Richard Henderson Signed-off-by: Edgar E. Iglesias --- target/microblaze/translate.c | 24 ++++++++++++------------ 1 file changed, 12 insertions(+), 12 deletions(-) diff --git a/target/microblaze/translate.c b/target/microblaze/translate.c index daed0b7e1f..5cc53eb035 100644 --- a/target/microblaze/translate.c +++ b/target/microblaze/translate.c @@ -848,7 +848,7 @@ static void dec_imm(DisasContext *dc) dc->clear_imm = 0; } -static inline void compute_ldst_addr(DisasContext *dc, TCGv_i32 *t) +static inline void compute_ldst_addr(DisasContext *dc, TCGv_i32 t) { bool extimm = dc->tb_flags & IMM_FLAG; /* Should be set to true if r1 is used by loadstores. */ @@ -863,10 +863,10 @@ static inline void compute_ldst_addr(DisasContext *dc, TCGv_i32 *t) if (!dc->type_b) { /* If any of the regs is r0, return the value of the other reg. */ if (dc->ra == 0) { - tcg_gen_mov_i32(*t, cpu_R[dc->rb]); + tcg_gen_mov_i32(t, cpu_R[dc->rb]); return; } else if (dc->rb == 0) { - tcg_gen_mov_i32(*t, cpu_R[dc->ra]); + tcg_gen_mov_i32(t, cpu_R[dc->ra]); return; } @@ -874,27 +874,27 @@ static inline void compute_ldst_addr(DisasContext *dc, TCGv_i32 *t) stackprot = true; } - tcg_gen_add_i32(*t, cpu_R[dc->ra], cpu_R[dc->rb]); + tcg_gen_add_i32(t, cpu_R[dc->ra], cpu_R[dc->rb]); if (stackprot) { - gen_helper_stackprot(cpu_env, *t); + gen_helper_stackprot(cpu_env, t); } return; } /* Immediate. */ if (!extimm) { if (dc->imm == 0) { - tcg_gen_mov_i32(*t, cpu_R[dc->ra]); + tcg_gen_mov_i32(t, cpu_R[dc->ra]); return; } - tcg_gen_movi_i32(*t, (int32_t)((int16_t)dc->imm)); - tcg_gen_add_i32(*t, cpu_R[dc->ra], *t); + tcg_gen_movi_i32(t, (int32_t)((int16_t)dc->imm)); + tcg_gen_add_i32(t, cpu_R[dc->ra], t); } else { - tcg_gen_add_i32(*t, cpu_R[dc->ra], *(dec_alu_op_b(dc))); + tcg_gen_add_i32(t, cpu_R[dc->ra], *(dec_alu_op_b(dc))); } if (stackprot) { - gen_helper_stackprot(cpu_env, *t); + gen_helper_stackprot(cpu_env, t); } return; } @@ -929,7 +929,7 @@ static void dec_load(DisasContext *dc) t_sync_flags(dc); addr = tcg_temp_new_i32(); - compute_ldst_addr(dc, &addr); + compute_ldst_addr(dc, addr); /* * When doing reverse accesses we need to do two things. @@ -1041,7 +1041,7 @@ static void dec_store(DisasContext *dc) sync_jmpstate(dc); /* SWX needs a temp_local. */ addr = ex ? tcg_temp_local_new_i32() : tcg_temp_new_i32(); - compute_ldst_addr(dc, &addr); + compute_ldst_addr(dc, addr); if (ex) { /* swx */ TCGv_i32 tval;