Message ID | 20171013162438.32458-5-alex.bennee@linaro.org |
---|---|
State | New |
Headers | show
Return-Path: <qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org> X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (mailfrom) smtp.mailfrom=nongnu.org (client-ip=2001:4830:134:3::11; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=<UNKNOWN>) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="SUqz/46b"; dkim-atps=neutral Received: from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11]) (using TLSv1 with cipher AES256-SHA (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 3yDCkQ0rzvz9sRm for <incoming@patchwork.ozlabs.org>; Sat, 14 Oct 2017 03:25:34 +1100 (AEDT) Received: from localhost ([::1]:51017 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from <qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>) id 1e32mC-0002S7-5T for incoming@patchwork.ozlabs.org; Fri, 13 Oct 2017 12:25:32 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:41604) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from <alex.bennee@linaro.org>) id 1e32lS-0002Pc-Lx for qemu-devel@nongnu.org; Fri, 13 Oct 2017 12:24:48 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from <alex.bennee@linaro.org>) id 1e32lR-0006Ul-4A for qemu-devel@nongnu.org; Fri, 13 Oct 2017 12:24:46 -0400 Received: from mail-wr0-x232.google.com ([2a00:1450:400c:c0c::232]:44335) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from <alex.bennee@linaro.org>) id 1e32lQ-0006Tu-T2 for qemu-devel@nongnu.org; Fri, 13 Oct 2017 12:24:45 -0400 Received: by mail-wr0-x232.google.com with SMTP id l24so1420968wre.1 for <qemu-devel@nongnu.org>; Fri, 13 Oct 2017 09:24:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=U/1sagJWWnbpr+LHtke20CA0+z5ItCTw37KNEr04Ng8=; b=SUqz/46bnTxPL/7OTHNpdxoRqyCARIXxWqrgTLNUBIbEx5CwfD3OBAQ1w+7IWTRcLv 6A4KL7UuUdQarCqcTMyEqV+vVCPrFE98sZFUx8aCZA7PQVvD3pdUQ0JOxX035kovfhy9 c0K8M2i5pmKMNceysswZ9rp8WrHOWRu7z5/mY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=U/1sagJWWnbpr+LHtke20CA0+z5ItCTw37KNEr04Ng8=; b=q+ePm1vq9ZpBm6DlX69IBN7uvyU35MrVavlIkOLtOdb44JgqnEIzY1U01pKnqM+EVa e/B4+cIXXZ5P+pXKyUnXDGD6+dlxPdLbdQMWB+5eEyoOa4EDKIxyIAGJocdXgES2gZlU dpm8WRd6GKtqrkhF/UPzrfTT3spZZ+YYj9MYhpAr4WubOnoDHy8mdPRafVaWjfZOCWHN DKZJVb4GSzW6IdIGu4dl1SS/4gcwYD/dk77pWTworO/S83IqHHkKxxp0lSb9aAgy8HQO +gLgyNzm9Hs3t9eJBeLyzRT9B/UZu0eA+ITNgVKaJAaDHe+TBXX2V0MqdDxgmKZ6f06P SY/w== X-Gm-Message-State: AMCzsaWE/iEvmPlj4T2urMRlroecsmW/U30dKcLSPQ2y3yNr+xgJTPFU fEHsJqID4/fOCBmOpQeDLEdSdQ== X-Google-Smtp-Source: AOwi7QD+YR0FTy+Z2MAH3qr5KwoRtTqLDRqwHvzSfJYjYUY/GyZ7UsgDE/8pl0z1U1YmsDO+UuDBEw== X-Received: by 10.223.151.9 with SMTP id r9mr2079865wrb.238.1507911883881; Fri, 13 Oct 2017 09:24:43 -0700 (PDT) Received: from zen.linaro.local ([81.128.185.34]) by smtp.gmail.com with ESMTPSA id s196sm2224812wmb.26.2017.10.13.09.24.38 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 13 Oct 2017 09:24:42 -0700 (PDT) Received: from zen.linaroharston (localhost [127.0.0.1]) by zen.linaro.local (Postfix) with ESMTP id AE6C23E06EB; Fri, 13 Oct 2017 17:24:38 +0100 (BST) From: =?utf-8?q?Alex_Benn=C3=A9e?= <alex.bennee@linaro.org> To: richard.henderson@linaro.org Date: Fri, 13 Oct 2017 17:24:12 +0100 Message-Id: <20171013162438.32458-5-alex.bennee@linaro.org> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20171013162438.32458-1-alex.bennee@linaro.org> References: <20171013162438.32458-1-alex.bennee@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:400c:c0c::232 Subject: [Qemu-devel] [RFC PATCH 04/30] target/arm/cpu.h: update comment for half-precision values X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: <qemu-devel.nongnu.org> List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe> List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/> List-Post: <mailto:qemu-devel@nongnu.org> List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help> List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=subscribe> Cc: peter.maydell@linaro.org, qemu-arm@nongnu.org, =?utf-8?q?Alex_Benn?= =?utf-8?b?w6ll?= <alex.bennee@linaro.org>, qemu-devel@nongnu.org Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" <qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org> |
Series |
v8.2 half-precision support (work-in-progress)
|
expand
|
On 10/13/2017 09:24 AM, Alex Bennée wrote: > Signed-off-by: Alex Bennée <alex.bennee@linaro.org> > --- > target/arm/cpu.h | 1 + > 1 file changed, 1 insertion(+) Reviewed-by: Richard Henderson <richard.henderson@linaro.org> r~
diff --git a/target/arm/cpu.h b/target/arm/cpu.h index 3a0f27c782..521b82d46e 100644 --- a/target/arm/cpu.h +++ b/target/arm/cpu.h @@ -488,6 +488,7 @@ typedef struct CPUARMState { * Qn = regs[2n+1]:regs[2n] * Dn = regs[2n] * Sn = regs[2n] bits 31..0 + * Hn = regs[2n] bits 15..0 for even n, and bits 31..16 for odd n * This corresponds to the architecturally defined mapping between * the two execution states, and means we do not need to explicitly * map these registers when changing states.
Signed-off-by: Alex Bennée <alex.bennee@linaro.org> --- target/arm/cpu.h | 1 + 1 file changed, 1 insertion(+)