Message ID | 20171013162438.32458-13-alex.bennee@linaro.org |
---|---|
State | New |
Headers | show
Return-Path: <qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org> X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (mailfrom) smtp.mailfrom=nongnu.org (client-ip=2001:4830:134:3::11; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=<UNKNOWN>) Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="Njkp3gUd"; dkim-atps=neutral Received: from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11]) (using TLSv1 with cipher AES256-SHA (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 3yDCzk65Fdz9sRm for <incoming@patchwork.ozlabs.org>; Sat, 14 Oct 2017 03:37:06 +1100 (AEDT) Received: from localhost ([::1]:51086 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from <qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>) id 1e32xM-00044j-TY for incoming@patchwork.ozlabs.org; Fri, 13 Oct 2017 12:37:04 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:41849) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from <alex.bennee@linaro.org>) id 1e32ld-0002d6-SI for qemu-devel@nongnu.org; Fri, 13 Oct 2017 12:24:59 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from <alex.bennee@linaro.org>) id 1e32la-0006cD-84 for qemu-devel@nongnu.org; Fri, 13 Oct 2017 12:24:57 -0400 Received: from mail-wr0-x236.google.com ([2a00:1450:400c:c0c::236]:55840) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from <alex.bennee@linaro.org>) id 1e32la-0006bZ-1l for qemu-devel@nongnu.org; Fri, 13 Oct 2017 12:24:54 -0400 Received: by mail-wr0-x236.google.com with SMTP id 22so1427510wrb.12 for <qemu-devel@nongnu.org>; Fri, 13 Oct 2017 09:24:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=4bssyXsH/U9UMc4CIz9eLNvIqbTB2VIF8Y515Lq6qNg=; b=Njkp3gUdT6I4EE6ZiYHWMTFPfUueukTtd0VG2Kem2Q98r+2YFIw61C4j/6zh1ntF5L OYxEK/mcTtraQpTrff4UQ/Rnxd4rJCofQJTwPTsxGNxEC76SH7ymxkbc9Irst4i8zOhQ BPy7XmAipZmDLKksK8/8JCVDgoQLgiG3Elk84= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=4bssyXsH/U9UMc4CIz9eLNvIqbTB2VIF8Y515Lq6qNg=; b=ppOqFTkdb1uXuKW9N0MneOgB4c8czylMPD4Raw+A/wZGa5mkljewuTP1wnM3uxCgnF EsDJZhR+WJggESnbVosBYoyA/RXV281uMRMaIYakSeFu7GhnCo2o0u0upb4EJQVGZAFe bhbMRJ0qd85qnQGaaF/B/FG9kEz/Oi1UAkNiR0HzXDPJ9V4GgOC8Swc8WqYOH/oVOXbm JJnMLf5ho7RQpWGQ7tVohczPjRE1+iPXhvQysVv3ZmZLKEqCd8PmCUAH+WpgV6ZQWe4p ed//RVfrLXrYPwk2Wdt1j6/7OwW7JnyL3HBb4JDlf1zKEuFxGcxLi9haRsfkXWwsmoks n6Gg== X-Gm-Message-State: AMCzsaVim8w8gjlx61r/TBChKsPOk1sn8Nvt/dCE8VerfbDkOjvagbDn REZ2yuiHwnBqh7+oEJOyFC43hA== X-Google-Smtp-Source: AOwi7QB1X+A3gRBnq3tQJrXF5FTzIPwV7PYBwayhsnSY6X4ExU4pgV/oKUPGFR0CiXmRw8IJeuBmkw== X-Received: by 10.223.132.6 with SMTP id 6mr1835959wrf.93.1507911892994; Fri, 13 Oct 2017 09:24:52 -0700 (PDT) Received: from zen.linaro.local ([81.128.185.34]) by smtp.gmail.com with ESMTPSA id v80sm1282447wmv.37.2017.10.13.09.24.44 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 13 Oct 2017 09:24:48 -0700 (PDT) Received: from zen.linaroharston (localhost [127.0.0.1]) by zen.linaro.local (Postfix) with ESMTP id 4872E3E0BDC; Fri, 13 Oct 2017 17:24:39 +0100 (BST) From: =?utf-8?q?Alex_Benn=C3=A9e?= <alex.bennee@linaro.org> To: richard.henderson@linaro.org Date: Fri, 13 Oct 2017 17:24:20 +0100 Message-Id: <20171013162438.32458-13-alex.bennee@linaro.org> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20171013162438.32458-1-alex.bennee@linaro.org> References: <20171013162438.32458-1-alex.bennee@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:400c:c0c::236 Subject: [Qemu-devel] [RFC PATCH 12/30] target/arm/translate-a64.c: handle_3same_64 comment fix X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: <qemu-devel.nongnu.org> List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe> List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/> List-Post: <mailto:qemu-devel@nongnu.org> List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help> List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=subscribe> Cc: peter.maydell@linaro.org, qemu-arm@nongnu.org, =?utf-8?q?Alex_Benn?= =?utf-8?b?w6ll?= <alex.bennee@linaro.org>, qemu-devel@nongnu.org Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" <qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org> |
Series |
v8.2 half-precision support (work-in-progress)
|
expand
|
On 10/13/2017 09:24 AM, Alex Bennée wrote: > We do implement all the opcodes. > > Signed-off-by: Alex Bennée <alex.bennee@linaro.org> > --- > target/arm/translate-a64.c | 3 +-- > 1 file changed, 1 insertion(+), 2 deletions(-) Reviewed-by: Richard Henderson <richard.henderson@linaro.org> r~
diff --git a/target/arm/translate-a64.c b/target/arm/translate-a64.c index 1282d14c58..50e53bf8b0 100644 --- a/target/arm/translate-a64.c +++ b/target/arm/translate-a64.c @@ -7177,8 +7177,7 @@ static void handle_3same_64(DisasContext *s, int opcode, bool u, /* Handle 64x64->64 opcodes which are shared between the scalar * and vector 3-same groups. We cover every opcode where size == 3 * is valid in either the three-reg-same (integer, not pairwise) - * or scalar-three-reg-same groups. (Some opcodes are not yet - * implemented.) + * or scalar-three-reg-same groups. */ TCGCond cond;
We do implement all the opcodes. Signed-off-by: Alex Bennée <alex.bennee@linaro.org> --- target/arm/translate-a64.c | 3 +-- 1 file changed, 1 insertion(+), 2 deletions(-)