From patchwork Tue Feb 11 00:40:25 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Taylor Simpson X-Patchwork-Id: 1236113 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org (client-ip=209.51.188.17; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Authentication-Results: ozlabs.org; dmarc=fail (p=none dis=none) header.from=quicinc.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (1024-bit key; unprotected) header.d=quicinc.com header.i=@quicinc.com header.a=rsa-sha256 header.s=qcdkim header.b=ZUdBZALR; dkim-atps=neutral Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 48GlGp1vsrz9sRL for ; Tue, 11 Feb 2020 12:16:34 +1100 (AEDT) Received: from localhost ([::1]:42042 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1j1KAC-00052K-7I for incoming@patchwork.ozlabs.org; Mon, 10 Feb 2020 20:16:32 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:33570) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1j1Jce-0002AW-Mm for qemu-devel@nongnu.org; Mon, 10 Feb 2020 19:41:54 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1j1Jcd-0000qz-3K for qemu-devel@nongnu.org; Mon, 10 Feb 2020 19:41:52 -0500 Received: from alexa-out-sd-02.qualcomm.com ([199.106.114.39]:59190) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_256_CBC_SHA1:32) (Exim 4.71) (envelope-from ) id 1j1Jcc-0004pJ-Ks for qemu-devel@nongnu.org; Mon, 10 Feb 2020 19:41:50 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1581381710; x=1612917710; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=aGPnSNg7a1b+5mUHemlUJyovNbx2JIhz7SuoC8PePC0=; b=ZUdBZALRAR8tZAl4HKapdAmw9Ojh654I782qfJxf3eCYInQIRBx8pwV+ guzJVUSebOttdmSrVBg/RqiJM3RGNtIPoyjJBCYQAR3A17TlNAkqDMON1 yjs/RIebla7pnH/8XaN02+8buA97JLNg6XbanfO3OCPcMjyQ1KWjwGbjw Y=; Received: from unknown (HELO ironmsg05-sd.qualcomm.com) ([10.53.140.145]) by alexa-out-sd-02.qualcomm.com with ESMTP; 10 Feb 2020 16:41:02 -0800 Received: from vu-tsimpson-aus.qualcomm.com (HELO vu-tsimpson1-aus.qualcomm.com) ([10.222.150.1]) by ironmsg05-sd.qualcomm.com with ESMTP; 10 Feb 2020 16:41:01 -0800 Received: by vu-tsimpson1-aus.qualcomm.com (Postfix, from userid 47164) id B0F111B76; Mon, 10 Feb 2020 18:41:01 -0600 (CST) From: Taylor Simpson To: qemu-devel@nongnu.org Subject: [RFC PATCH 47/66] Hexagon TCG generation - step 10 Date: Mon, 10 Feb 2020 18:40:25 -0600 Message-Id: <1581381644-13678-48-git-send-email-tsimpson@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1581381644-13678-1-git-send-email-tsimpson@quicinc.com> References: <1581381644-13678-1-git-send-email-tsimpson@quicinc.com> MIME-Version: 1.0 X-detected-operating-system: by eggs.gnu.org: FreeBSD 9.x [fuzzy] X-Received-From: 199.106.114.39 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: riku.voipio@iki.fi, richard.henderson@linaro.org, laurent@vivier.eu, Taylor Simpson , philmd@redhat.com, aleksandar.m.mail@gmail.com Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" Override compound compare and jump instructions Signed-off-by: Taylor Simpson --- target/hexagon/helper_overrides.h | 105 ++++++++++++++++++++++++++++++++++++++ 1 file changed, 105 insertions(+) diff --git a/target/hexagon/helper_overrides.h b/target/hexagon/helper_overrides.h index 52e4a47..c651bbc 100644 --- a/target/hexagon/helper_overrides.h +++ b/target/hexagon/helper_overrides.h @@ -1327,4 +1327,109 @@ #define fWRAP_J2_endloop1(GENHLPR, SHORTCODE) \ gen_endloop1() +/* + * Compound compare and jump instructions + * Here is a primer to understand the tag names + * + * Comparison + * cmpeqi compare equal to an immediate + * cmpgti compare greater than an immediate + * cmpgtiu compare greater than an unsigned immediate + * cmpeqn1 compare equal to negative 1 + * cmpgtn1 compare greater than negative 1 + * cmpeq compare equal (two registers) + * + * Condition + * tp0 p0 is true p0 = cmp.eq(r0,#5); if (p0.new) jump:nt address + * fp0 p0 is false p0 = cmp.eq(r0,#5); if (!p0.new) jump:nt address + * tp1 p1 is true p1 = cmp.eq(r0,#5); if (p1.new) jump:nt address + * fp1 p1 is false p1 = cmp.eq(r0,#5); if (!p1.new) jump:nt address + * + * Prediction (not modelled in qemu) + * _nt not taken + * _t taken + */ +#define fWRAP_J4_cmpeqi_tp0_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(0, TCG_COND_EQ, true, RsV, UiV, riV) +#define fWRAP_J4_cmpeqi_fp0_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(0, TCG_COND_EQ, false, RsV, UiV, riV) +#define fWRAP_J4_cmpeqi_tp0_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(0, TCG_COND_EQ, true, RsV, UiV, riV) +#define fWRAP_J4_cmpeqi_fp0_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(0, TCG_COND_EQ, false, RsV, UiV, riV) +#define fWRAP_J4_cmpeqi_tp1_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(1, TCG_COND_EQ, true, RsV, UiV, riV) +#define fWRAP_J4_cmpeqi_fp1_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(1, TCG_COND_EQ, false, RsV, UiV, riV) +#define fWRAP_J4_cmpeqi_tp1_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(1, TCG_COND_EQ, true, RsV, UiV, riV) +#define fWRAP_J4_cmpeqi_fp1_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(1, TCG_COND_EQ, false, RsV, UiV, riV) +#define fWRAP_J4_cmpgti_tp0_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(0, TCG_COND_GT, true, RsV, UiV, riV) +#define fWRAP_J4_cmpgti_fp0_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(0, TCG_COND_GT, false, RsV, UiV, riV) +#define fWRAP_J4_cmpgti_tp0_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(0, TCG_COND_GT, true, RsV, UiV, riV) +#define fWRAP_J4_cmpgti_fp0_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(0, TCG_COND_GT, false, RsV, UiV, riV) +#define fWRAP_J4_cmpgti_tp1_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(1, TCG_COND_GT, true, RsV, UiV, riV) +#define fWRAP_J4_cmpgti_fp1_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(1, TCG_COND_GT, false, RsV, UiV, riV) +#define fWRAP_J4_cmpgti_tp1_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(1, TCG_COND_GT, true, RsV, UiV, riV) +#define fWRAP_J4_cmpgti_fp1_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(1, TCG_COND_GT, false, RsV, UiV, riV) +#define fWRAP_J4_cmpgtui_tp0_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(0, TCG_COND_GTU, true, RsV, UiV, riV) +#define fWRAP_J4_cmpgtui_fp0_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(0, TCG_COND_GTU, false, RsV, UiV, riV) +#define fWRAP_J4_cmpgtui_tp0_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(0, TCG_COND_GTU, true, RsV, UiV, riV) +#define fWRAP_J4_cmpgtui_fp0_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(0, TCG_COND_GTU, false, RsV, UiV, riV) +#define fWRAP_J4_cmpgtui_tp1_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(1, TCG_COND_GTU, true, RsV, UiV, riV) +#define fWRAP_J4_cmpgtui_fp1_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(1, TCG_COND_GTU, false, RsV, UiV, riV) +#define fWRAP_J4_cmpgtui_tp1_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(1, TCG_COND_GTU, true, RsV, UiV, riV) +#define fWRAP_J4_cmpgtui_fp1_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmpi_jmp(1, TCG_COND_GTU, false, RsV, UiV, riV) +#define fWRAP_J4_cmpeqn1_tp0_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmp_n1_jmp(0, TCG_COND_EQ, true, RsV, riV) +#define fWRAP_J4_cmpeqn1_fp0_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmp_n1_jmp(0, TCG_COND_EQ, false, RsV, riV) +#define fWRAP_J4_cmpeqn1_tp0_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmp_n1_jmp(0, TCG_COND_EQ, true, RsV, riV) +#define fWRAP_J4_cmpeqn1_fp0_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmp_n1_jmp(0, TCG_COND_EQ, false, RsV, riV) +#define fWRAP_J4_cmpeqn1_tp1_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmp_n1_jmp(1, TCG_COND_EQ, true, RsV, riV) +#define fWRAP_J4_cmpeqn1_fp1_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmp_n1_jmp(1, TCG_COND_EQ, false, RsV, riV) +#define fWRAP_J4_cmpeqn1_tp1_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmp_n1_jmp(1, TCG_COND_EQ, true, RsV, riV) +#define fWRAP_J4_cmpeqn1_fp1_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmp_n1_jmp(1, TCG_COND_EQ, false, RsV, riV) +#define fWRAP_J4_cmpgtn1_tp0_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmp_n1_jmp(0, TCG_COND_GT, true, RsV, riV) +#define fWRAP_J4_cmpgtn1_fp0_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmp_n1_jmp(0, TCG_COND_GT, false, RsV, riV) +#define fWRAP_J4_cmpgtn1_tp0_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmp_n1_jmp(0, TCG_COND_GT, true, RsV, riV) +#define fWRAP_J4_cmpgtn1_fp0_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmp_n1_jmp(0, TCG_COND_GT, false, RsV, riV) +#define fWRAP_J4_cmpgtn1_tp1_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmp_n1_jmp(1, TCG_COND_GT, true, RsV, riV) +#define fWRAP_J4_cmpgtn1_fp1_jump_nt(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmp_n1_jmp(1, TCG_COND_GT, false, RsV, riV) +#define fWRAP_J4_cmpgtn1_tp1_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmp_n1_jmp(1, TCG_COND_GT, true, RsV, riV) +#define fWRAP_J4_cmpgtn1_fp1_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmp_n1_jmp(1, TCG_COND_GT, false, RsV, riV) +#define fWRAP_J4_cmpeq_tp0_jump_t(GENHLPR, SHORTCODE) \ + gen_cmpnd_cmp_jmp(0, TCG_COND_EQ, true, RsV, RtV, riV) + #endif