diff mbox series

[PULL,09/27] target/mips: Add bit encoding for MXU execute add/sub pattern 'eptn2'

Message ID 1540826418-5501-10-git-send-email-aleksandar.markovic@rt-rk.com
State New
Headers show
Series [PULL,01/27] target/mips: Add two missing breaks for NM_LLWPE and NM_SCWPE decoder cases | expand

Commit Message

Aleksandar Markovic Oct. 29, 2018, 3:20 p.m. UTC 
From: Aleksandar Markovic <amarkovic@wavecomp.com>

Add bit encoding for MXU execute 2-bit add/subtract pattern 'eptn2'.

Reviewed-by: Stefan Markovic <smarkovic@wavecomp.com>
Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com>
---
 target/mips/translate.c | 6 ++++++
 1 file changed, 6 insertions(+)
diff mbox series

Patch

diff --git a/target/mips/translate.c b/target/mips/translate.c
index 4ccb1a9..e790fb4 100644
--- a/target/mips/translate.c
+++ b/target/mips/translate.c
@@ -23989,6 +23989,12 @@  static void decode_opc_special(CPUMIPSState *env, DisasContext *ctx)
 #define MXU_APTN2_SA    2
 #define MXU_APTN2_SS    3
 
+/* MXU execute add/subtract 2-bit pattern 'eptn2' */
+#define MXU_EPTN2_AA    0
+#define MXU_EPTN2_AS    1
+#define MXU_EPTN2_SA    2
+#define MXU_EPTN2_SS    3
+
 
 /*
  *