From patchwork Wed May 23 00:14:48 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Michael Clark X-Patchwork-Id: 918628 Return-Path: X-Original-To: incoming@patchwork.ozlabs.org Delivered-To: patchwork-incoming@bilbo.ozlabs.org Authentication-Results: ozlabs.org; spf=pass (mailfrom) smtp.mailfrom=nongnu.org (client-ip=2001:4830:134:3::11; helo=lists.gnu.org; envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org; receiver=) Authentication-Results: ozlabs.org; dmarc=none (p=none dis=none) header.from=sifive.com Authentication-Results: ozlabs.org; dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=sifive.com header.i=@sifive.com header.b="kcB+r079"; dkim-atps=neutral Received: from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11]) (using TLSv1 with cipher AES256-SHA (256/256 bits)) (No client certificate requested) by ozlabs.org (Postfix) with ESMTPS id 40rCpB09Gqz9s2L for ; Wed, 23 May 2018 10:20:18 +1000 (AEST) Received: from localhost ([::1]:58499 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fLHVn-0001Y6-KY for incoming@patchwork.ozlabs.org; Tue, 22 May 2018 20:20:15 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:41936) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fLHSV-0007lD-2L for qemu-devel@nongnu.org; Tue, 22 May 2018 20:16:52 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1fLHST-0000SG-OF for qemu-devel@nongnu.org; Tue, 22 May 2018 20:16:51 -0400 Received: from mail-pg0-x236.google.com ([2607:f8b0:400e:c05::236]:45291) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1fLHST-0000Rw-Hn for qemu-devel@nongnu.org; Tue, 22 May 2018 20:16:49 -0400 Received: by mail-pg0-x236.google.com with SMTP id w3-v6so8563017pgv.12 for ; Tue, 22 May 2018 17:16:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=Tbbsb8OaoBhNzsJzbTYPqBcmCCKLdIzEjvM0szml4tc=; b=kcB+r079Nk7P4uAjqGrkJRnLO6GDUAvGzQLoJy94M/4C7yexR5VGkWy/zaxjs3osRi EX5Mympevy8O4uZXa483ASqzkIUU8SRtBrGtYeXDxCb2ZDFJRllfFmdLDJgbH27Ywdyt NbtE9L/zVxToeru6behDb7U/PfxiwiD46eqGoOVm3wMsSfQLn+zrcWqXPcZyopUUwHOK 9m/n3F+HzLf7YyXu5fktQi6uS0hkdfDpfM+ApHHNGMAzhOyXK/PPDsJL4C0O9MIrbvvD WjzUWJPSzMVofqgZC88K1+ylq0vHqoGrkhtMxOsLvuSl3eSlQJlQlnvpU1g1/T1NhSd2 iI3g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=Tbbsb8OaoBhNzsJzbTYPqBcmCCKLdIzEjvM0szml4tc=; b=kk3wzdq7RGuWEi2ACv2+Jy4xlzpIlqng7J2esIN5aCiWRm4KHaj0q/jxMps80+/9GK jLu40/NzpYI6pQLH6jvPVsQk8ddYg9unSVHs2n+mixmoJwV3PVei/QpN3/ARDK3BI0ga RK8He7Zw9cmBXLS2HubJjQJ15r6pnkRnYJ+geOm/TyBiGabQcmAiLsGL83unq/Eyz+Mf g22FP4/MVXCB0YvbmYVPBlV7C/meCxEGwoW/BA6qZFn3UJRkCEz2u1ciSzSf8HxZYnz/ UzlGNwdcZIboHb1iYtlCI/OtTZqEttZksU+Ai139aVk2RpXybzJ80LiTIFXBmn0PiOTP hRAw== X-Gm-Message-State: ALKqPwd7AUBfadD24g6ReF6tQ8xOyRZwowSjbQYPVIGEYopORAZc5s99 x2NpoooaPt0/Ne3vxbdrpqYp4XDQVYU= X-Google-Smtp-Source: AB8JxZoe1NbHk3odbCBV7EUbNUGuiCB+3J0Ffat5aSdrPOAshtgBYhX/zzZkDnlu5ji0wu9Eiz0wBQ== X-Received: by 2002:a63:604b:: with SMTP id u72-v6mr499729pgb.108.1527034608618; Tue, 22 May 2018 17:16:48 -0700 (PDT) Received: from localhost.localdomain (122-58-167-22-fibre.bb.spark.co.nz. [122.58.167.22]) by smtp.gmail.com with ESMTPSA id j1-v6sm28935626pfh.95.2018.05.22.17.16.45 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 22 May 2018 17:16:48 -0700 (PDT) From: Michael Clark To: qemu-devel@nongnu.org Date: Wed, 23 May 2018 12:14:48 +1200 Message-Id: <1527034517-7851-2-git-send-email-mjc@sifive.com> X-Mailer: git-send-email 2.7.0 In-Reply-To: <1527034517-7851-1-git-send-email-mjc@sifive.com> References: <1527034517-7851-1-git-send-email-mjc@sifive.com> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c05::236 Subject: [Qemu-devel] [PATCH v1 01/30] RISC-V: Update address bits to support sv39 and sv48 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Sagar Karandikar , Bastian Koppelmann , Palmer Dabbelt , Michael Clark , Alistair Francis , patches@groups.riscv.org Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" Cc: Sagar Karandikar Cc: Bastian Koppelmann Cc: Palmer Dabbelt Cc: Alistair Francis Signed-off-by: Palmer Dabbelt Reviewed-by: Richard Henderson --- target/riscv/cpu.h | 8 ++++---- 1 file changed, 4 insertions(+), 4 deletions(-) diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h index 34abc383e3d4..e0608e6d5f08 100644 --- a/target/riscv/cpu.h +++ b/target/riscv/cpu.h @@ -24,12 +24,12 @@ #define TARGET_PAGE_BITS 12 /* 4 KiB Pages */ #if defined(TARGET_RISCV64) #define TARGET_LONG_BITS 64 -#define TARGET_PHYS_ADDR_SPACE_BITS 50 -#define TARGET_VIRT_ADDR_SPACE_BITS 39 +#define TARGET_PHYS_ADDR_SPACE_BITS 56 /* 44-bit PPN */ +#define TARGET_VIRT_ADDR_SPACE_BITS 48 /* sv48 */ #elif defined(TARGET_RISCV32) #define TARGET_LONG_BITS 32 -#define TARGET_PHYS_ADDR_SPACE_BITS 34 -#define TARGET_VIRT_ADDR_SPACE_BITS 32 +#define TARGET_PHYS_ADDR_SPACE_BITS 34 /* 22-bit PPN */ +#define TARGET_VIRT_ADDR_SPACE_BITS 32 /* sv32 */ #endif #define TCG_GUEST_DEFAULT_MO 0