Toggle navigation
Patchwork
QEMU Development
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Submitter =
Richard Henderson
| State =
Action Required
| Archived =
No
| 28665 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Needs Review / ACK
Handled Elsewhere
Search
Archived
No
Yes
Both
Delegate
------
Nobody
jgarzik
arnd
ymano
smfrench
jlayton
tseliot
ogasawara
amitk
awhitcroft
mst
dayangkun
jwboyer
jwboyer
colinking
colinking
azummo
dwmw2
rtg
sconklin
smb
aliguori
bradf
galak
galak
demarchi
ms
bhundven
chbs
kengyu
kadlec
pdp
regit
jabk
laforge
laforge
tonyb
sfr
alai
zecke
zecke
__damien__
luka
luka
prafulla@marvell.com
cyrus
PeterHuewe
kiho
jow
jow
ypwong
nico
dedeckeh
dedeckeh
yousong
yousong
tomcwarren
mb
mrchuck
vineetg76
computersforpeace
Noltari
Noltari
patrick_delaunay
ee07b291
ldir
ldir
stefanct
zhouhan
carldani
blp
ffainelli
ffainelli
regXboi
bbrezillon
pravin
mkp
jpettit
mkresin
mkresin
thess
thess
fbarrat
fbarrat
phil
linville
jesse
tjaalton
esben
abrodkin
abrodkin
diproiettod
tbot
stephenfin
vriera
darball1
sammj
ajd
jogo
jogo
bhelgaas
blogic
blogic
tagr
tagr
tagr
oohal
russellb
ptomsich
agraf
joestringer
davem
davem
davem
mwalle
naveen
pchotard
pepe2k
pepe2k
arj
arj
andmur01
amitay
matttbe
pabeni
istokes
aparcar
Ansuel
tytso
goliath
martineau
danielschwierzeck
hs
mariosix
dcaratti
ovsrobot
ovsrobot
aserdean
XiaoYang
khem
mkorpershoek
marex
tpetazzoni
liwang
robimarko
apritzel
danielhb
groug
mmichelson
npiggin
pareddja
atishp
netdrv
mkubecek
stintel
stintel
jkicinski
cpitchen
maximeh
dsa
jstancek
pm215
bpf
jonhunter
shettyg
lorpie01
acelan
wigyori
wigyori
apopple
dja
alexhung
lynxis
lynxis
brgl
brgl
peda
akodanev
narmstrong
981213
0andriy
chunkeey
snowpatch_ozlabs
snowpatch_ozlabs
snowpatch_ozlabs
aivanov
atishp04
shemminger
blocktrron
monstr
vigneshr
horms
mraynal
stewart
stewart
freenix
prom
rfried
kevery
akumar
xypron
ehristev
jacmet
wsa
Jaehoon
rsalvaterra
adrianschmutzler
sjg
hegdevasant
hegdevasant
bmeng
jagan
ukleinek
ukleinek
ag
rmilecki
rmilecki
metan
kabel
ivanhu
arbab
abelloni
rw
rw
apconole
pablo
pablo
wbx
Hauke
Hauke
legoater
legoater
legoater
chleroy
svanheule
trini
bjonglez
ynezz
aik
sbabic
sbabic
pevik
xback
xback
richiejp
dangole
dangole
forty
next_ghost
anuppatel
anuppatel
echaudron
benh
rgrimm
acer
segher
pratyush
passgat
jms
jms
jms
mans0n
ruscur
jk
jk
jk
jk
xuyang
jmberg
Andes
festevam
linusw
linusw
ymorin
ymorin
numans
matthias_bgg
tambarus
kubu
apalos
dceara
strlen
strlen
pbrobinson
imaximets
spectrum
cazzacarna
neocturne
aldot
TIENFONG
mpe
ktraynor
arnout
robh
anguy11
nbd
nbd
calebccff
paulus
jm
stroese
Apply
«
1
2
3
4
…
286
287
»
Patch
Series
A/F/R/T
S/W/F
Date
Submitter
Delegate
State
gitlab: Rename ubuntu-22.04-s390x-all to *-system
gitlab: Rename ubuntu-22.04-s390x-all to *-system
- - 2 -
-
-
-
2024-05-06
Richard Henderson
New
gitlab: Drop --static from s390x linux-user build
gitlab: Drop --static from s390x linux-user build
- - 1 -
-
-
-
2024-05-06
Richard Henderson
New
target/sh4: Update DisasContextBase.insn_start
target/sh4: Update DisasContextBase.insn_start
- 1 - -
-
-
-
2024-05-06
Richard Henderson
New
[57/57] target/arm: Convert SQDMULH, SQRDMULH to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[56/57] target/arm: Tidy SQDMULH, SQRDMULH (vector)
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[55/57] target/arm: Convert MLA, MLS to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[54/57] target/arm: Convert MUL, PMUL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[53/57] target/arm: Convert SABA, SABD, UABA, UABD to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[52/57] target/arm: Convert SMAX, SMIN, UMAX, UMIN to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[51/57] target/arm: Convert SRHADD, URHADD to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[50/57] target/arm: Convert SRHADD, URHADD to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[49/57] target/arm: Convert SHSUB, UHSUB to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[48/57] target/arm: Convert SHSUB, UHSUB to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[47/57] target/arm: Convert SHADD, UHADD to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[46/57] target/arm: Convert SHADD, UHADD to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[45/57] target/arm: Use TCG_COND_TSTNE in gen_cmtst_{i32,i64}
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[44/57] target/arm: Convert CMGT, CMHI, CMGE, CMHS, CMTST, CMEQ to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[43/57] target/arm: Convert ADD, SUB (vector) to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[42/57] target/arm: Convert SQRSHL, UQRSHL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[41/57] target/arm: Convert SQRSHL and UQRSHL (register) to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[40/57] target/arm: Convert SQSHL, UQSHL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[39/57] target/arm: Convert SQSHL and UQSHL (register) to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[38/57] target/arm: Convert SRSHL, URSHL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[37/57] target/arm: Convert SRSHL and URSHL (register) to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[36/57] target/arm: Convert SSHL, USHL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[35/57] target/arm: Convert SUQADD, USQADD to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[34/57] target/arm: Convert SQADD, SQSUB, UQADD, UQSUB to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[33/57] target/arm: Inline scalar SQADD, UQADD, SQSUB, UQSUB
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[32/57] target/arm: Inline scalar SUQADD and USQADD
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[31/57] target/arm: Convert SUQADD and USQADD to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[30/57] target/arm: Improve vector UQADD, UQSUB, SQADD, SQSUB
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[29/57] target/arm: Convert disas_simd_3same_logic to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[28/57] target/arm: Convert FMLAL, FMLSL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[27/57] target/arm: Use gvec for neon pmax, pmin
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[26/57] target/arm: Convert SMAXP, SMINP, UMAXP, UMINP to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[25/57] target/arm: Use gvec for neon padd
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[24/57] target/arm: Convert ADDP to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[23/57] target/arm: Use gvec for neon faddp, fmaxp, fminp
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[22/57] target/arm: Convert FMAXP, FMINP, FMAXNMP, FMINNMP to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[21/57] target/arm: Convert FADDP to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[20/57] target/arm: Convert FRECPS, FRSQRTS to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[19/57] target/arm: Convert FABD to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[18/57] target/arm: Convert FCMEQ, FCMGE, FCMGT, FACGE, FACGT to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[17/57] target/arm: Convert FMLA, FMLS to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[16/57] target/arm: Convert FNMUL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[15/57] target/arm: Expand vfp neg and abs inline
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[14/57] target/arm: Convert FMAX, FMIN, FMAXNM, FMINNM to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[13/57] target/arm: Convert FADD, FSUB, FDIV, FMUL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[12/57] target/arm: Convert FMULX to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[11/57] target/arm: Convert Advanced SIMD copy to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[10/57] target/arm: Convert XAR to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[09/57] target/arm: Convert Cryptographic 3-register, imm2 to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[08/57] target/arm: Convert Cryptographic 4-register to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[07/57] target/arm: Convert Cryptographic 2-register SHA512 to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[06/57] target/arm: Convert Cryptographic 3-register SHA512 to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[05/57] target/arm: Convert Cryptographic 2-register SHA to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[04/57] target/arm: Convert Cryptographic 3-register SHA to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[03/57] target/arm: Convert Cryptographic AES to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
- - - -
-
-
-
2024-05-06
Richard Henderson
New
[02/57] target/arm: Split out gengvec64.c
target/arm: Convert a64 advsimd to decodetree (part 1)
- - 1 -
-
-
-
2024-05-06
Richard Henderson
New
[01/57] target/arm: Split out gengvec.c
target/arm: Convert a64 advsimd to decodetree (part 1)
- - 1 -
-
-
-
2024-05-06
Richard Henderson
New
[PULL,9/9] target/alpha: Implement CF_PCREL
[PULL,1/9] target/alpha: Use cpu_env in preference to ALPHA_CPU
- - 1 -
-
-
-
2024-05-04
Richard Henderson
New
[PULL,8/9] target/alpha: Split out gen_pc_disp
[PULL,1/9] target/alpha: Use cpu_env in preference to ALPHA_CPU
- - 1 -
-
-
-
2024-05-04
Richard Henderson
New
[PULL,7/9] target/alpha: Split out gen_goto_tb
[PULL,1/9] target/alpha: Use cpu_env in preference to ALPHA_CPU
- - 1 -
-
-
-
2024-05-04
Richard Henderson
New
[PULL,6/9] target/alpha: Simplify gen_bcond_internal()
[PULL,1/9] target/alpha: Use cpu_env in preference to ALPHA_CPU
- - - -
-
-
-
2024-05-04
Richard Henderson
New
[PULL,5/9] target/alpha: Return DISAS_NORETURN once
[PULL,1/9] target/alpha: Use cpu_env in preference to ALPHA_CPU
- - - -
-
-
-
2024-05-04
Richard Henderson
New
[PULL,4/9] target/alpha: Inline DISAS_PC_UPDATED and return DISAS_NORETURN
[PULL,1/9] target/alpha: Use cpu_env in preference to ALPHA_CPU
- - - -
-
-
-
2024-05-04
Richard Henderson
New
[PULL,3/9] target/alpha: Use DISAS_NEXT definition instead of magic '0' value
[PULL,1/9] target/alpha: Use cpu_env in preference to ALPHA_CPU
- - - -
-
-
-
2024-05-04
Richard Henderson
New
[PULL,2/9] target/alpha: Hoist branch shift to initial decode
[PULL,1/9] target/alpha: Use cpu_env in preference to ALPHA_CPU
- - 1 -
-
-
-
2024-05-04
Richard Henderson
New
[PULL,1/9] target/alpha: Use cpu_env in preference to ALPHA_CPU
[PULL,1/9] target/alpha: Use cpu_env in preference to ALPHA_CPU
- - 1 -
-
-
-
2024-05-04
Richard Henderson
New
[PULL,0/9] target/alpha: Implement CF_PCREL
- - - -
-
-
-
2024-05-04
Richard Henderson
New
[PULL,10/10] tests/bench: Add bufferiszero-bench
[PULL,01/10] util/bufferiszero: Remove SSE4.1 variant
- - 1 -
-
-
-
2024-05-03
Richard Henderson
New
[PULL,09/10] util/bufferiszero: Add simd acceleration for aarch64
[PULL,01/10] util/bufferiszero: Remove SSE4.1 variant
- - 1 -
-
-
-
2024-05-03
Richard Henderson
New
[PULL,08/10] util/bufferiszero: Simplify test_buffer_is_zero_next_accel
[PULL,01/10] util/bufferiszero: Remove SSE4.1 variant
- - 1 -
-
-
-
2024-05-03
Richard Henderson
New
[PULL,07/10] util/bufferiszero: Introduce biz_accel_fn typedef
[PULL,01/10] util/bufferiszero: Remove SSE4.1 variant
- - 1 -
-
-
-
2024-05-03
Richard Henderson
New
[PULL,06/10] util/bufferiszero: Improve scalar variant
[PULL,01/10] util/bufferiszero: Remove SSE4.1 variant
- - 1 -
-
-
-
2024-05-03
Richard Henderson
New
[PULL,05/10] util/bufferiszero: Optimize SSE2 and AVX2 variants
[PULL,01/10] util/bufferiszero: Remove SSE4.1 variant
- - 1 -
-
-
-
2024-05-03
Richard Henderson
New
[PULL,04/10] util/bufferiszero: Remove useless prefetches
[PULL,01/10] util/bufferiszero: Remove SSE4.1 variant
- - 1 -
-
-
-
2024-05-03
Richard Henderson
New
[PULL,03/10] util/bufferiszero: Reorganize for early test for acceleration
[PULL,01/10] util/bufferiszero: Remove SSE4.1 variant
- - - -
-
-
-
2024-05-03
Richard Henderson
New
[PULL,02/10] util/bufferiszero: Remove AVX512 variant
[PULL,01/10] util/bufferiszero: Remove SSE4.1 variant
- - 1 -
-
-
-
2024-05-03
Richard Henderson
New
[PULL,01/10] util/bufferiszero: Remove SSE4.1 variant
[PULL,01/10] util/bufferiszero: Remove SSE4.1 variant
- - 1 -
-
-
-
2024-05-03
Richard Henderson
New
[PULL,00/10] bufferiszero improvements
- - - -
-
-
-
2024-05-03
Richard Henderson
New
[v2,7/7] target/sparc: Split out do_ms16b
target/sparc: vis fixes
- - 1 -
-
-
-
2024-05-02
Richard Henderson
New
[v2,6/7] target/sparc: Fix FPMERGE
target/sparc: vis fixes
- - 1 -
-
-
-
2024-05-02
Richard Henderson
New
[v2,5/7] target/sparc: Fix FMULD8*X16
target/sparc: vis fixes
- - 1 -
-
-
-
2024-05-02
Richard Henderson
New
[v2,4/7] target/sparc: Fix FMUL8x16A{U,L}
target/sparc: vis fixes
- - 1 -
-
-
-
2024-05-02
Richard Henderson
New
[v2,3/7] target/sparc: Fix FMUL8x16
target/sparc: vis fixes
- - 1 -
-
-
-
2024-05-02
Richard Henderson
New
[v2,2/7] target/sparc: Fix FEXPAND
target/sparc: vis fixes
- - 1 -
-
-
-
2024-05-02
Richard Henderson
New
[v2,1/7] linux-user/sparc: Add more hwcap bits for sparc64
target/sparc: vis fixes
- - - -
-
-
-
2024-05-02
Richard Henderson
New
[14/14] tests/tcg/s390x: Add per.S
target/s390x: Fix and improve PER
- - - -
-
-
-
2024-05-02
Richard Henderson
New
[13/14] target/s390x: Adjust check of noreturn in translate_one
target/s390x: Fix and improve PER
- - - -
-
-
-
2024-05-02
Richard Henderson
New
[12/14] target/s390x: Simplify per_ifetch, per_check_exception
target/s390x: Fix and improve PER
- - - -
-
-
-
2024-05-02
Richard Henderson
New
[11/14] target/s390x: Fix helper_per_ifetch flags
target/s390x: Fix and improve PER
- 1 - -
-
-
-
2024-05-02
Richard Henderson
New
[10/14] target/s390x: Raise exception from per_store_real
target/s390x: Fix and improve PER
- - - -
-
-
-
2024-05-02
Richard Henderson
New
[09/14] target/s390x: Raise exception from helper_per_branch
target/s390x: Fix and improve PER
- - - -
-
-
-
2024-05-02
Richard Henderson
New
[08/14] target/s390x: Split per_breaking_event from per_branch_*
target/s390x: Fix and improve PER
- - 1 -
-
-
-
2024-05-02
Richard Henderson
New
[07/14] target/s390x: Simplify help_branch
target/s390x: Fix and improve PER
- - 1 -
-
-
-
2024-05-02
Richard Henderson
New
[06/14] target/s390x: Introduce help_goto_indirect
target/s390x: Fix and improve PER
- - 2 -
-
-
-
2024-05-02
Richard Henderson
New
[05/14] target/s390x: Disable conditional branch-to-next for PER
target/s390x: Fix and improve PER
- - 1 -
-
-
-
2024-05-02
Richard Henderson
New
[04/14] target/s390x: Record separate PER bits in TB flags
target/s390x: Fix and improve PER
- - - -
-
-
-
2024-05-02
Richard Henderson
New
[03/14] target/s390x: Update CR9 bits
target/s390x: Fix and improve PER
- - 1 -
-
-
-
2024-05-02
Richard Henderson
New
«
1
2
3
4
…
286
287
»