Toggle navigation
Patchwork
QEMU Development
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: State =
Action Required
| Archived =
No
| 429632 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Needs Review / ACK
Handled Elsewhere
Search
Archived
No
Yes
Both
Delegate
------
Nobody
jgarzik
arnd
ymano
smfrench
jlayton
tseliot
ogasawara
amitk
awhitcroft
mst
dayangkun
jwboyer
jwboyer
colinking
colinking
azummo
dwmw2
rtg
sconklin
smb
aliguori
bradf
galak
galak
demarchi
ms
bhundven
chbs
kengyu
kadlec
pdp
regit
jabk
laforge
laforge
tonyb
sfr
alai
zecke
zecke
__damien__
luka
luka
prafulla@marvell.com
cyrus
PeterHuewe
kiho
jow
jow
ypwong
nico
dedeckeh
dedeckeh
yousong
yousong
tomcwarren
mb
mrchuck
vineetg76
computersforpeace
Noltari
Noltari
patrick_delaunay
ee07b291
ldir
ldir
stefanct
zhouhan
carldani
blp
ffainelli
ffainelli
regXboi
bbrezillon
pravin
mkp
jpettit
mkresin
mkresin
thess
thess
fbarrat
fbarrat
phil
linville
jesse
tjaalton
esben
abrodkin
abrodkin
diproiettod
tbot
stephenfin
vriera
darball1
sammj
ajd
jogo
jogo
bhelgaas
blogic
blogic
tagr
tagr
tagr
oohal
russellb
ptomsich
agraf
joestringer
davem
davem
davem
mwalle
naveen
pchotard
pepe2k
pepe2k
arj
arj
andmur01
amitay
matttbe
pabeni
istokes
aparcar
Ansuel
goliath
martineau
tytso
danielschwierzeck
hs
mariosix
dcaratti
ovsrobot
ovsrobot
aserdean
XiaoYang
khem
tpetazzoni
mkorpershoek
marex
liwang
mmichelson
apritzel
danielhb
groug
npiggin
pareddja
robimarko
atishp
netdrv
mkubecek
stintel
stintel
jkicinski
cpitchen
maximeh
dsa
jstancek
pm215
bpf
jonhunter
shettyg
lorpie01
acelan
wigyori
wigyori
apopple
dja
alexhung
lynxis
lynxis
brgl
brgl
peda
akodanev
narmstrong
981213
0andriy
chunkeey
snowpatch_ozlabs
snowpatch_ozlabs
snowpatch_ozlabs
aivanov
atishp04
shemminger
blocktrron
monstr
vigneshr
mraynal
stewart
stewart
freenix
kabel
rfried
kevery
horms
akumar
jacmet
xypron
wsa
Jaehoon
rsalvaterra
adrianschmutzler
hegdevasant
hegdevasant
prom
bmeng
jagan
ukleinek
ukleinek
ag
ehristev
metan
rmilecki
rmilecki
ivanhu
arbab
sjg
abelloni
pablo
pablo
trini
apconole
svanheule
chleroy
legoater
legoater
legoater
rw
rw
wbx
Hauke
Hauke
bjonglez
ynezz
pevik
aik
sbabic
sbabic
xback
xback
richiejp
dangole
dangole
forty
next_ghost
anuppatel
anuppatel
echaudron
acer
benh
rgrimm
segher
passgat
pratyush
jms
jms
jms
festevam
mans0n
Andes
ruscur
jmberg
linusw
linusw
ymorin
ymorin
numans
jk
jk
jk
jk
xuyang
matthias_bgg
tambarus
kubu
apalos
dceara
pbrobinson
imaximets
strlen
strlen
spectrum
cazzacarna
neocturne
aldot
TIENFONG
mpe
ktraynor
arnout
calebccff
nbd
nbd
robh
anguy11
paulus
stroese
jm
Apply
«
1
2
...
961
962
963
…
4296
4297
»
Patch
Series
A/F/R/T
S/W/F
Date
Submitter
Delegate
State
[PULL,10/26] target/riscv: Reassign instructions to the Zbb-extension
[PULL,01/26] target/riscv: Introduce temporary in gen_add_uw()
1 - 2 -
-
-
-
2021-10-07
Alistair Francis
New
[PULL,09/26] target/riscv: Add instructions of the Zbc-extension
[PULL,01/26] target/riscv: Introduce temporary in gen_add_uw()
- - 2 -
-
-
-
2021-10-07
Alistair Francis
New
[PULL,08/26] target/riscv: Reassign instructions to the Zbs-extension
[PULL,01/26] target/riscv: Introduce temporary in gen_add_uw()
1 - 2 -
-
-
-
2021-10-07
Alistair Francis
New
[PULL,07/26] target/riscv: Remove shift-one instructions (proposed Zbo in pre-0.93 draft-B)
[PULL,01/26] target/riscv: Introduce temporary in gen_add_uw()
1 - 2 -
-
-
-
2021-10-07
Alistair Francis
New
[PULL,06/26] target/riscv: Remove the W-form instructions from Zbs
[PULL,01/26] target/riscv: Introduce temporary in gen_add_uw()
1 - 2 -
-
-
-
2021-10-07
Alistair Francis
New
[PULL,05/26] target/riscv: Reassign instructions to the Zba-extension
[PULL,01/26] target/riscv: Introduce temporary in gen_add_uw()
1 - 2 -
-
-
-
2021-10-07
Alistair Francis
New
[PULL,04/26] target/riscv: Add x-zba, x-zbb, x-zbc and x-zbs properties
[PULL,01/26] target/riscv: Introduce temporary in gen_add_uw()
- - 3 -
-
-
-
2021-10-07
Alistair Francis
New
[PULL,03/26] target/riscv: clwz must ignore high bits (use shift-left & changed logic)
[PULL,01/26] target/riscv: Introduce temporary in gen_add_uw()
- - 1 -
-
-
-
2021-10-07
Alistair Francis
New
[PULL,02/26] target/riscv: fix clzw implementation to operate on arg1
[PULL,01/26] target/riscv: Introduce temporary in gen_add_uw()
- 1 3 -
-
-
-
2021-10-07
Alistair Francis
New
[PULL,01/26] target/riscv: Introduce temporary in gen_add_uw()
[PULL,01/26] target/riscv: Introduce temporary in gen_add_uw()
- 1 3 -
-
-
-
2021-10-07
Alistair Francis
New
[PULL,00/26] riscv-to-apply queue
- - - -
-
-
-
2021-10-07
Alistair Francis
New
[v7,8/8] tests/data/acpi/virt: Update binary files for PPTT
hw/arm/virt: Introduce cpu topology support
- - - -
-
-
-
2021-10-07
wangyanan (Y)
New
[v7,7/8] hw/arm/virt-acpi-build: Generate PPTT table
hw/arm/virt: Introduce cpu topology support
- - 1 -
-
-
-
2021-10-07
wangyanan (Y)
New
[v7,6/8] tests/data/acpi/virt: Add empty binary files for PPTT
hw/arm/virt: Introduce cpu topology support
- - - -
-
-
-
2021-10-07
wangyanan (Y)
New
[v7,5/8] hw/acpi/aml-build: Add PPTT table
hw/arm/virt: Introduce cpu topology support
- - 1 -
-
-
-
2021-10-07
wangyanan (Y)
New
[v7,4/8] hw/acpi/aml-build: Add Processor hierarchy node structure
hw/arm/virt: Introduce cpu topology support
- - 2 -
-
-
-
2021-10-07
wangyanan (Y)
New
[v7,3/8] hw/arm/virt: Add cpu-map to device tree
hw/arm/virt: Introduce cpu topology support
- - - -
-
-
-
2021-10-07
wangyanan (Y)
New
[v7,2/8] device_tree: Add qemu_fdt_add_path
hw/arm/virt: Introduce cpu topology support
- - 2 -
-
-
-
2021-10-07
wangyanan (Y)
New
[v7,1/8] hw/arm/virt: Only describe cpu topology since virt-6.2
hw/arm/virt: Introduce cpu topology support
- - 1 -
-
-
-
2021-10-07
wangyanan (Y)
New
[v2,27/27] target/riscv: support for 128-bit satp
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,26/27] target/riscv: adding 128-bit access functions for some csrs
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,25/27] target/riscv: actual functions to realize crs 128-bit insns
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,24/27] target/riscv: modification of the trans_csrxx for 128-bit support
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,23/27] target/riscv: helper functions to wrap calls to 128-bit csr insns
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,22/27] target/riscv: adding high part of some csrs
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,21/27] target/riscv: div and rem insns on 128-bit
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,20/27] target/riscv: addition of the 'd' insns for 128-bit mult/div/rem
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,19/27] target/riscv: support for 128-bit base multiplications insns
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,18/27] target/riscv: 128-bit double word integer shift instructions
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,17/27] target/riscv: 128-bit double word integer arithmetic instructions
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,16/27] target/riscv: support for 128-bit loads and store
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,15/27] target/riscv: 128-bit support for instructions using gen_shift
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,14/27] target/riscv: 128-bit support for instructions using gen_arith/gen_logic
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,13/27] target/riscv: rename a few gen function helpers
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,12/27] target/riscv: moving some insns close to similar insns
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,11/27] target/riscv: handling 128-bit part in logic/arith/shift gen helpers
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,10/27] target/riscv: adding accessors to the registers upper part
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,09/27] target/riscv: setup everything so that riscv128-softmmu compiles
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,08/27] target/riscv: refactoring calls to gen_shift
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,07/27] target/riscv: refactoring calls to gen_arith
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,06/27] target/riscv: separation of bitwise logic and aritmetic helpers
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,05/27] target/riscv: additional macros to check instruction support
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,04/27] target/riscv: array for the 64 upper bits of 128-bit registers
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,03/27] target/riscv: adding upper 64 bits for misa
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,02/27] Int128.h: addition of a few 128-bit operations
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
[v2,01/27] memory: add a few defines for octo (128-bit) values
Adding partial support for 128-bit riscv target
- - - -
-
-
-
2021-10-06
Frédéric Pétrot
New
spapr/xive: Use xive_esb_rw() to trigger interrupts
spapr/xive: Use xive_esb_rw() to trigger interrupts
- - - -
-
-
-
2021-10-06
Cédric Le Goater
New
hw/elf_ops.h: switch to ssize_t for elf loader return type
hw/elf_ops.h: switch to ssize_t for elf loader return type
- - 1 -
-
-
-
2021-10-06
Luc Michel
New
target/sh4: Split user/system helpers
target/sh4: Split user/system helpers
- - - -
-
-
-
2021-10-06
Philippe Mathieu-Daudé
New
[v4,41/41] accel/tcg: Restrict TCGCPUOps::tlb_fill() to sysemu
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,40/41] target/xtensa: Make xtensa_cpu_tlb_fill sysemu only
linux-user: Streamline handling of SIGSEGV
1 - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,39/41] target/sparc: Make sparc_cpu_tlb_fill sysemu only
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,38/41] target/sh4: Make sh4_cpu_tlb_fill sysemu only
linux-user: Streamline handling of SIGSEGV
- - - -
-
-
-
2021-10-06
Richard Henderson
New
[v4,37/41] target/s390x: Implement s390_cpu_record_sigsegv
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,36/41] target/s390x: Use probe_access_flags in s390_probe_access
linux-user: Streamline handling of SIGSEGV
- - - -
-
-
-
2021-10-06
Richard Henderson
New
[v4,35/41] target/riscv: Make riscv_cpu_tlb_fill sysemu only
linux-user: Streamline handling of SIGSEGV
- - 2 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,34/41] target/ppc: Implement ppc_cpu_record_sigsegv
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,33/41] target/openrisc: Make openrisc_cpu_tlb_fill sysemu only
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,32/41] linux-user/openrisc: Adjust signal for EXCP_RANGE, EXCP_FPE
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,31/41] target/nios2: Implement nios2_cpu_record_sigsegv
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,30/41] target/mips: Make mips_cpu_tlb_fill sysemu only
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,29/41] target/microblaze: Make mb_cpu_tlb_fill sysemu only
linux-user: Streamline handling of SIGSEGV
- - - -
-
-
-
2021-10-06
Richard Henderson
New
[v4,28/41] target/m68k: Make m68k_cpu_tlb_fill sysemu only
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,27/41] target/i386: Implement x86_cpu_record_sigsegv
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,26/41] target/hppa: Make hppa_cpu_tlb_fill sysemu only
linux-user: Streamline handling of SIGSEGV
- - - -
-
-
-
2021-10-06
Richard Henderson
New
[v4,25/41] target/hexagon: Remove hexagon_cpu_tlb_fill
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,24/41] target/cris: Make cris_cpu_tlb_fill sysemu only
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,23/41] target/arm: Implement arm_cpu_record_sigsegv
linux-user: Streamline handling of SIGSEGV
- - - -
-
-
-
2021-10-06
Richard Henderson
New
[v4,22/41] target/arm: Use cpu_loop_exit_sigsegv for mte tag lookup
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,21/41] target/alpha: Implement alpha_cpu_record_sigsegv
linux-user: Streamline handling of SIGSEGV
- - - -
-
-
-
2021-10-06
Richard Henderson
New
[v4,20/41] linux-user: Add cpu_loop_exit_sigsegv
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,19/41] hw/core: Add TCGCPUOps.record_sigsegv
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,18/41] linux-user/signal: Drop HOST_SIGNAL_PLACEHOLDER
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,17/41] linux-user/host/riscv: Improve host_signal_write
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,16/41] target/arm: Fixup comment re handle_cpu_signal
linux-user: Streamline handling of SIGSEGV
- - - -
-
-
-
2021-10-06
Richard Henderson
New
[v4,15/41] linux-user/host/riscv: Populate host_signal.h
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,14/41] linux-user/host/mips: Populate host_signal.h
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,13/41] linux-user/host/s390: Populate host_signal.h
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,12/41] linux-user/host/aarch64: Populate host_signal.h
linux-user: Streamline handling of SIGSEGV
- - - -
-
-
-
2021-10-06
Richard Henderson
New
[v4,11/41] linux-user/host/arm: Populate host_signal.h
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,10/41] linux-user/host/sparc: Populate host_signal.h
linux-user: Streamline handling of SIGSEGV
- - - -
-
-
-
2021-10-06
Richard Henderson
New
[v4,09/41] linux-user/host/alpha: Populate host_signal.h
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,08/41] linux-user/host/ppc: Populate host_signal.h
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,07/41] linux-user/host/x86: Populate host_signal.h
linux-user: Streamline handling of SIGSEGV
- - - -
-
-
-
2021-10-06
Richard Henderson
New
[v4,06/41] linux-user: Reorg handling for SIGSEGV
linux-user: Streamline handling of SIGSEGV
1 - 2 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,05/41] configure: Merge riscv32 and riscv64 host architectures
linux-user: Streamline handling of SIGSEGV
- - 2 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,04/41] accel/tcg: Fold cpu_exit_tb_from_sighandler into caller
linux-user: Streamline handling of SIGSEGV
- - - -
-
-
-
2021-10-06
Richard Henderson
New
[v4,03/41] accel/tcg: Split out handle_sigsegv_accerr_write
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,02/41] accel/tcg: Move clear_helper_retaddr to cpu loop
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
[v4,01/41] accel/tcg: Split out adjust_signal_pc
linux-user: Streamline handling of SIGSEGV
- - 1 -
-
-
-
2021-10-06
Richard Henderson
New
hw/ppc/spapr_softmmu: Reduce include list
hw/ppc/spapr_softmmu: Reduce include list
- - - -
-
-
-
2021-10-06
Philippe Mathieu-Daudé
New
[5/5] block/nvme: Fix memory leak from nvme_init_queue()
block/nvme: Fix a memory leak in nvme_free_queue_pair()
- 1 - -
-
-
-
2021-10-06
Philippe Mathieu-Daudé
New
[4/5] block/nvme: Pass BDRVNVMeState* handle to nvme_free_queue_pair()
block/nvme: Fix a memory leak in nvme_free_queue_pair()
- - 1 -
-
-
-
2021-10-06
Philippe Mathieu-Daudé
New
[3/5] block/nvme: Extract nvme_free_queue() from nvme_free_queue_pair()
block/nvme: Fix a memory leak in nvme_free_queue_pair()
- - 1 -
-
-
-
2021-10-06
Philippe Mathieu-Daudé
New
[2/5] block/nvme: Display CQ/SQ pointer in nvme_free_queue_pair()
block/nvme: Fix a memory leak in nvme_free_queue_pair()
- - 1 -
-
-
-
2021-10-06
Philippe Mathieu-Daudé
New
[1/5] block/nvme: Automatically free qemu_memalign() with QEMU_AUTO_VFREE
block/nvme: Fix a memory leak in nvme_free_queue_pair()
- - 1 -
-
-
-
2021-10-06
Philippe Mathieu-Daudé
New
[PULL,3/3] target/hexagon: Use tcg_constant_*
[PULL,1/3] Hexagon (target/hexagon) probe the stores in a packet at start of commit
- - 2 -
-
-
-
2021-10-06
Taylor Simpson
New
[PULL,2/3] target/hexagon: Remove unused TCG temporary from predicated loads
[PULL,1/3] Hexagon (target/hexagon) probe the stores in a packet at start of commit
- - 2 -
-
-
-
2021-10-06
Taylor Simpson
New
[PULL,1/3] Hexagon (target/hexagon) probe the stores in a packet at start of commit
[PULL,1/3] Hexagon (target/hexagon) probe the stores in a packet at start of commit
- - 1 -
-
-
-
2021-10-06
Taylor Simpson
New
[PULL,0/3] Hexagon (target/hexagon) update
- - - -
-
-
-
2021-10-06
Taylor Simpson
New
«
1
2
...
961
962
963
…
4296
4297
»