Patchwork QEMU Development

login
register
mail settings

Incoming patches

« Previous 1 2 ... 523 524 525 526 527 528 529 530 531 ... 882 883 Next »
Filters: State = Action Required remove filter    |    Archived = No remove filter
Patch A/R/T Date Submitter Delegate State
[1/3] xtensa_lx60: add FLASH support 0 0 0 2011-10-31 Max Filippov New
[1/7] target-xtensa: mask out undefined bits of WINDOWBASE SR 0 0 0 2011-10-31 Max Filippov New
[3/3] xtensa_lx60: fix build date code and change memory region names 0 0 0 2011-10-30 Max Filippov New
[2/3] xtensa_lx60: pass kernel arguments from -append 0 0 0 2011-10-30 Max Filippov New
[1/3] xtensa_lx60: add FLASH support 0 0 0 2011-10-30 Max Filippov New
MAINTAINERS: update wiki URL and machine names for target-xtensa 0 0 0 2011-10-27 Max Filippov New
opencores_eth: fix RX path: FCS, padding and TL 0 0 0 2011-10-27 Max Filippov New
[RFC] Implement qword CPU access to device MMIO regions 0 0 0 2011-10-26 Max Filippov New
ahci: fix DPRINTF format strings 0 0 0 2011-10-26 Max Filippov New
[v2] target-xtensa: raise an exception for invalid and reserved opcodes 0 0 0 2011-10-25 Max Filippov New
target-xtensa: raise an exception for invalid and reserved opcodes 0 0 0 2011-10-25 Max Filippov New
target-xtensa: handle cache options in the overlay tool 0 0 0 2011-10-24 Max Filippov New
build with trace enabled is broken by the commit c572f23a3e7180dbeab5e86583e43ea2afed6271 hw/9pfs: Introduce tracing for 9p pdu handlers 0 0 0 2011-10-20 Max Filippov New
[v2,2/2] target-xtensa: add Avnet LX60/LX110/LX200 boards 0 0 0 2011-10-15 Max Filippov New
[v2,1/2] hw: add OpenCores 10/100 Mbps Ethernet controller 0 0 0 2011-10-15 Max Filippov New
[v2,7/7] target-xtensa: rename dc232b board to sim 0 0 0 2011-10-15 Max Filippov New
[v2,6/7] target-xtensa: add fsf core 0 0 0 2011-10-15 Max Filippov New
[v2,5/7] target-xtensa: add dc232b core 0 0 0 2011-10-15 Max Filippov New
[v2,4/7] target-xtensa: extract core configuration from overlay 0 0 0 2011-10-15 Max Filippov New
[v2,3/7] target-xtensa: implement external interrupt mapping 0 0 0 2011-10-15 Max Filippov New
[v2,2/7] target-xtensa: remove hand-written xtensa cores implementations 0 0 0 2011-10-15 Max Filippov New
[v2,1/7] target-xtensa: increase xtensa options accuracy 0 0 0 2011-10-15 Max Filippov New
[v2] target-xtensa: add fsf core 0 0 0 2011-10-15 Max Filippov New
[v2] target-xtensa: update qemu-doc.texi 0 0 0 2011-10-10 Max Filippov New
[2/2] target-xtensa: add Avnet LX60/LX110/LX200 boards 0 0 0 2011-10-10 Max Filippov New
[1/2] hw: add OpenCores 10/100 Mbps Ethernet controller 0 0 0 2011-10-10 Max Filippov New
[7/7] target-xtensa: rename dc232b board to sim 0 0 0 2011-10-10 Max Filippov New
[6/7] target-xtensa: add fsf core 0 0 0 2011-10-10 Max Filippov New
[5/7] target-xtensa: add dc232b core 0 0 0 2011-10-10 Max Filippov New
[4/7] target-xtensa: extract core configuration from overlay 0 0 0 2011-10-10 Max Filippov New
[3/7] target-xtensa: implement external interrupt mapping 0 0 0 2011-10-10 Max Filippov New
[2/7] target-xtensa: remove hand-written xtensa cores implementations 0 0 0 2011-10-10 Max Filippov New
[1/7] target-xtensa: increase xtensa options accuracy 0 0 0 2011-10-10 Max Filippov New
[2/2] target-xtensa: add MAC16 unit tests 0 0 0 2011-10-10 Max Filippov New
[1/2] target-xtensa: implement MAC16 option 0 0 0 2011-10-10 Max Filippov New
target-xtensa: update qemu-doc.texi 0 0 0 2011-10-10 Max Filippov New
target-xtensa: fix guest hang on masked CCOMPARE interrupt 0 0 0 2011-10-10 Max Filippov New
[v5,33/33] target-xtensa: add regression testsuite 0 0 0 2011-09-05 Max Filippov New
[v5,32/33] MAINTAINERS: add xtensa maintainer 0 0 0 2011-09-05 Max Filippov New
[v5,31/33] target-xtensa: add dc232b core and board 0 0 0 2011-09-05 Max Filippov New
[v5,30/33] target-xtensa: implement boolean option 0 0 0 2011-09-05 Max Filippov New
[v5,29/33] target-xtensa: implement memory protection options 0 0 0 2011-09-05 Max Filippov New
[v5,28/33] target-xtensa: add gdb support 0 0 0 2011-09-05 Max Filippov New
[v5,27/33] target-xtensa: implement relocatable vectors 0 0 0 2011-09-05 Max Filippov New
[v5,26/33] target-xtensa: implement CPENABLE and PRID SRs 0 0 0 2011-09-05 Max Filippov New
[v5,25/33] target-xtensa: implement accurate window check 0 0 0 2011-09-05 Max Filippov New
[v5,24/33] target-xtensa: implement interrupt option 0 0 0 2011-09-05 Max Filippov New
[v5,23/33] target-xtensa: implement SIMCALL 0 0 0 2011-09-05 Max Filippov New
[v5,22/33] target-xtensa: implement unaligned exception option 0 0 0 2011-09-05 Max Filippov New
[v5,21/33] target-xtensa: implement extended L32R 0 0 0 2011-09-05 Max Filippov New
[v5,20/33] target-xtensa: implement loop option 0 0 0 2011-09-05 Max Filippov New
[v5,19/33] target-xtensa: implement windowed registers 0 0 0 2011-09-05 Max Filippov New
[v5,18/33] target-xtensa: implement RST2 group (32 bit mul/div/rem) 0 0 0 2011-09-05 Max Filippov New
[v5,17/33] target-xtensa: implement exceptions 0 0 0 2011-09-05 Max Filippov New
[v5,16/33] target-xtensa: add PS register and access control 0 0 0 2011-09-05 Max Filippov New
[v5,15/33] target-xtensa: implement CACHE group 0 0 0 2011-09-05 Max Filippov New
[v5,14/33] target-xtensa: implement SYNC group 0 0 0 2011-09-05 Max Filippov New
[v5,13/33] target-xtensa: mark reserved and TBD opcodes 0 0 0 2011-09-05 Max Filippov New
[v5,12/33] target-xtensa: implement LSAI group 0 0 0 2011-09-05 Max Filippov New
[v5,11/33] target-xtensa: implement shifts (ST1 and RST1 groups) 0 0 0 2011-09-05 Max Filippov New
[v5,10/33] target-xtensa: implement RST3 group 0 0 0 2011-09-05 Max Filippov New
[v5,09/33] target-xtensa: add special and user registers 0 0 0 2011-09-05 Max Filippov New
[v5,08/33] target-xtensa: implement JX/RET0/CALLX 0 0 0 2011-09-05 Max Filippov New
[v5,07/33] target-xtensa: implement conditional jumps 0 0 0 2011-09-05 Max Filippov New
[v5,06/33] target-xtensa: add sample board 0 0 0 2011-09-05 Max Filippov New
[v5,05/33] target-xtensa: implement RT0 group 0 0 0 2011-09-05 Max Filippov New
[v5,04/33] target-xtensa: implement narrow instructions 0 0 0 2011-09-05 Max Filippov New
[v5,03/33] target-xtensa: implement disas_xtensa_insn 0 0 0 2011-09-05 Max Filippov New
[v5,02/33] target-xtensa: add target to the configure script 0 0 0 2011-09-05 Max Filippov New
[v5,01/33] target-xtensa: add target stubs 0 0 0 2011-09-05 Max Filippov New
[v4,32/32] target-xtensa: add regression testsuite 0 0 0 2011-09-01 Max Filippov New
[v4,31/32] MAINTAINERS: add xtensa maintainer 0 0 0 2011-09-01 Max Filippov New
[v4,30/32] target-xtensa: add dc232b core and board 0 0 0 2011-09-01 Max Filippov New
[v4,29/32] target-xtensa: implement memory protection options 0 0 0 2011-09-01 Max Filippov New
[v4,28/32] target-xtensa: add gdb support 0 0 0 2011-09-01 Max Filippov New
[v4,27/32] target-xtensa: implement relocatable vectors 0 0 0 2011-09-01 Max Filippov New
[v4,26/32] target-xtensa: implement CPENABLE and PRID SRs 0 0 0 2011-09-01 Max Filippov New
[v4,25/32] target-xtensa: implement accurate window check 0 0 0 2011-09-01 Max Filippov New
[v4,24/32] target-xtensa: implement interrupt option 0 0 0 2011-09-01 Max Filippov New
[v4,23/32] target-xtensa: implement SIMCALL 0 0 0 2011-09-01 Max Filippov New
[v4,22/32] target-xtensa: implement unaligned exception option 0 0 0 2011-09-01 Max Filippov New
[v4,21/32] target-xtensa: implement extended L32R 0 0 0 2011-09-01 Max Filippov New
[v4,20/32] target-xtensa: implement loop option 0 0 0 2011-09-01 Max Filippov New
[v4,19/32] target-xtensa: implement windowed registers 0 0 0 2011-09-01 Max Filippov New
[v4,18/32] target-xtensa: implement RST2 group (32 bit mul/div/rem) 0 0 0 2011-09-01 Max Filippov New
[v4,17/32] target-xtensa: implement exceptions 0 0 0 2011-09-01 Max Filippov New
[v4,16/32] target-xtensa: add PS register and access control 0 0 0 2011-09-01 Max Filippov New
[v4,15/32] target-xtensa: implement CACHE group 0 0 0 2011-09-01 Max Filippov New
[v4,14/32] target-xtensa: implement SYNC group 0 0 0 2011-09-01 Max Filippov New
[v4,13/32] target-xtensa: mark reserved and TBD opcodes 0 0 0 2011-09-01 Max Filippov New
[v4,12/32] target-xtensa: implement LSAI group 0 0 0 2011-09-01 Max Filippov New
[v4,11/32] target-xtensa: implement shifts (ST1 and RST1 groups) 0 0 0 2011-09-01 Max Filippov New
[v4,10/32] target-xtensa: implement RST3 group 0 0 0 2011-09-01 Max Filippov New
[v4,09/32] target-xtensa: add special and user registers 0 0 0 2011-09-01 Max Filippov New
[v4,08/32] target-xtensa: implement JX/RET0/CALLX 0 0 0 2011-09-01 Max Filippov New
[v4,07/32] target-xtensa: implement conditional jumps 0 0 0 2011-09-01 Max Filippov New
[v4,06/32] target-xtensa: add sample board 0 0 0 2011-09-01 Max Filippov New
[v4,05/32] target-xtensa: implement RT0 group 0 0 0 2011-09-01 Max Filippov New
[v4,04/32] target-xtensa: implement narrow instructions 0 0 0 2011-09-01 Max Filippov New
[v4,03/32] target-xtensa: implement disas_xtensa_insn 0 0 0 2011-09-01 Max Filippov New