Patches

Show patches with: State = Action Required   
« 1 2 ... 417 418 4191518 1519 »
Patch A/R/T S/W/F Date Submitter Delegate State
[06/15] ARM: exynos4210: PWM support. - - - 0 0 0 2011-12-09 Evgeny Voevodin New
[05/15] ARM: exynos4210: IRQ subsystem support. - - - 0 0 0 2011-12-09 Evgeny Voevodin New
[04/15] hw/sysbus.h: Increase maximum number of device IRQs. - - - 0 0 0 2011-12-09 Evgeny Voevodin New
[03/15] ARM: exynos4210: UART support - - - 0 0 0 2011-12-09 Evgeny Voevodin New
[02/15] ARM: exynos4210: CMU support - - - 0 0 0 2011-12-09 Evgeny Voevodin New
[01/15] ARM: Samsung exynos4210-based boards emulation - - - 0 0 0 2011-12-09 Evgeny Voevodin New
[14/14] s5pc210: Switch to sysbus_init_mmio. - - - 0 0 0 2011-12-07 Evgeny Voevodin New
[13/14] ARM: s5pc210: added SD/MMC host controller (ver. 2.0 compliant) implementation - - - 0 0 0 2011-12-07 Evgeny Voevodin New
[11/14] ARM: s5pc210: added s5pc210 display controller device (FIMD) - - - 0 0 0 2011-12-07 Evgeny Voevodin New
[10/14] hw/s5pc210.c: Add lan9118 support to SMDK board. - - - 0 0 0 2011-12-07 Evgeny Voevodin New
[09/14] hw/lan9118.c: Basic byte/word/long access support. - - - 0 0 0 2011-12-07 Evgeny Voevodin New
[08/14] ARM: s5pc210: Boot secondary CPU. - - - 0 0 0 2011-12-07 Evgeny Voevodin New
[07/14] ARM: s5pc210: MCT support. - - - 0 0 0 2011-12-07 Evgeny Voevodin New
[06/14] hw/arm_gic.c: lower IRQ only on changing of enable bit. - - - 0 0 0 2011-12-07 Evgeny Voevodin New
[05/14] hw/arm_boot.c: Add new secondary CPU bootloader. - - - 0 0 0 2011-12-07 Evgeny Voevodin New
[04/14] ARM: s5pc210: PWM support. - - - 0 0 0 2011-12-07 Evgeny Voevodin New
[03/14] ARM: s5pc210: IRQ subsystem support. - - - 0 0 0 2011-12-07 Evgeny Voevodin New
[02/14] hw/sysbus.h: Increase maximum number of device IRQs. - - - 0 0 0 2011-12-07 Evgeny Voevodin New
[01/14] ARM: s5pc210: Basic support of s5pc210 boards - - - 0 0 0 2011-12-07 Evgeny Voevodin New
target-arm: upgrade for secondary cpu bootloader - - - 0 0 0 2011-08-05 Evgeny Voevodin New
target-arm: upgrade for secondary cpu bootloader - - - 0 0 0 2011-08-05 Evgeny Voevodin New
target-arm: upgrade for secondary cpu bootloader - - - 0 0 0 2011-08-05 Evgeny Voevodin New
target-arm: upgrade for secondary cpu bootloader - - - 0 0 0 2011-08-05 Evgeny Voevodin New
target-arm: upgrade for secondary cpu bootloader - - - 0 0 0 2011-08-05 Evgeny Voevodin New
[15/15] hw/intc/arm_gic: add gic_update() for grouping - - - 0 0 0 2014-08-22 Fabian Aggeler New
[14/15] hw/intc/arm_gic: Break out gic_update() function - - - 0 0 0 2014-08-22 Fabian Aggeler New
[13/15] hw/intc/arm_gic: Restrict priority view - - - 0 0 0 2014-08-22 Fabian Aggeler New
[12/15] hw/intc/arm_gic: Change behavior of IAR writes - - - 0 0 0 2014-08-22 Fabian Aggeler New
[11/15] hw/intc/arm_gic: Change behavior of EOIR writes - - - 0 0 0 2014-08-22 Fabian Aggeler New
[10/15] hw/intc/arm_gic: Handle grouping for GICC_HPPIR - - - 0 0 0 2014-08-22 Fabian Aggeler New
[09/15] hw/intc/arm_gic: Implement Non-secure view of RPR - - - 0 0 0 2014-08-22 Fabian Aggeler New
[08/15] hw/intc/arm_gic: Make ICCBPR/GICC_BPR banked - - - 0 0 0 2014-08-22 Fabian Aggeler New
[07/15] hw/intc/arm_gic: Make ICCICR/GICC_CTLR banked - - - 0 0 0 2014-08-22 Fabian Aggeler New
[06/15] hw/intc/arm_gic: Make ICDDCR/GICD_CTLR banked - - - 0 0 0 2014-08-22 Fabian Aggeler New
[05/15] hw/intc/arm_gic: Add Interrupt Group Registers - - - 0 0 0 2014-08-22 Fabian Aggeler New
[04/15] hw/intc/arm_gic: Add ns_access() function - - - 0 0 0 2014-08-22 Fabian Aggeler New
[03/15] hw/intc/arm_gic: Add Security Extensions property - - - 0 0 0 2014-08-22 Fabian Aggeler New
[02/15] hw/arm/vexpress.c: Wire FIQ between CPU <> GIC - - - 0 0 0 2014-08-22 Fabian Aggeler New
[01/15] hw/intc/arm_gic: Request FIQ sources - - - 0 0 0 2014-08-22 Fabian Aggeler New
[v3,2/2] hw/arm/vexpress: add SP810 to the vexpress - - - 0 0 0 2014-08-17 Fabian Aggeler New
[v3,1/2] hw/misc/arm_sp810: Create SP810 device - - - 0 0 0 2014-08-17 Fabian Aggeler New
[v2,2/2] hw/arm/vexpress: add SP810 to the vexpress - - - 0 0 0 2014-08-05 Fabian Aggeler New
[v2,1/2] hw/misc/arm_sp810: Create SP810 device - - - 0 0 0 2014-08-05 Fabian Aggeler New
[2/2] hw/arm/vexpress: add SP810 to the vexpress - - - 0 0 0 2014-07-16 Fabian Aggeler New
[1/2] hw/misc/arm_sp810: Create SP810 device - - - 0 0 0 2014-07-16 Fabian Aggeler New
[v3,32/32] target-arm: make c13 cp regs banked (FCSEIDR, ...) - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,31/32] target-arm: make VBAR banked - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,30/32] target-arm: make PAR banked - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,29/32] target-arm: make IFAR/DFAR banked - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,28/32] target-arm: make DFSR banked - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,27/32] target-arm: make IFSR banked - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,26/32] target-arm: make DACR banked - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,25/32] target-arm: make c2_mask and c2_base_mask banked - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,24/32] target-arm: add TCR_EL3 and make TTBCR banked - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,23/32] target-arm: add TTBR0_EL3 and make TTBR0/1 banked - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,22/32] target-arm: make CSSELR banked - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,21/32] target-arm: add SCTLR_EL3 and make SCTLR banked - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,20/32] target-arm: arrayfying fieldoffset for banking - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,19/32] target-arm: insert Aarch32 cpregs twice into hashtable - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,18/32] target-arm: add macros to access banked registers - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,17/32] target-arm: add MVBAR support - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,16/32] target-arm: add SDER definition - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,15/32] target-arm: add NSACR register - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,14/32] target-arm: Respect SCR.FW, SCR.AW and SCTLR.NMFI - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,13/32] target-arm: implement IRQ/FIQ routing to Monitor mode - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,12/32] target-arm: use dedicated target_el function - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,11/32] target-arm: add async excp target_el&mode function - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,10/32] target-arm: extend Aarch64 SCR.{FIQ|IRQ} handling - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,09/32] target-arm: extend Aarch32 async excp masking - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,08/32] target-arm: A32: Emulate the SMC instruction - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,07/32] target-arm: add non-secure Translation Block flag - 1 - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,06/32] target-arm: make arm_current_pl() return PL3 - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,05/32] target-arm: reject switching to monitor mode - 1 - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,04/32] target-arm: add arm_is_secure() function - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,03/32] target-arm: increase arrays of registers R13 & R14 - 1 - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,02/32] target-arm: move Aarch32 SCR into security reglist - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v3,01/32] target-arm: add cpu feature EL3 to CPUs with Security Extensions - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v2] target-arm: implement PD0/PD1 bits for TTBCR - - - 0 0 0 2014-06-10 Fabian Aggeler New
[v2] target-arm: implement PD0/PD1 bits for TTBCR - - - 0 0 0 2014-06-05 Fabian Aggeler New
[v2] target-arm: Prepare cpreg writefns/readfns for EL3/SecExt - 1 - 0 0 0 2014-06-05 Fabian Aggeler New
target-arm: set SBOP/SBZP bits of SCTLR - - - 0 0 0 2014-05-30 Fabian Aggeler New
target-arm: implement PD0/PD1 bits for TTBCR - - - 0 0 0 2014-05-30 Fabian Aggeler New
[v2] target-arm: implement CPACR register logic for ARMv7 - 1 - 0 0 0 2014-05-19 Fabian Aggeler New
target-arm: Prepare cpreg writefns/readfns for EL3/SecExt - 1 - 0 0 0 2014-05-16 Fabian Aggeler New
target-arm: implement CPACR register logic - 1 - 0 0 0 2014-05-16 Fabian Aggeler New
[v2,23/23] target-arm: Respect SCR.FW, SCR.AW and SCTLR.NMFI - - - 0 0 0 2014-05-13 Fabian Aggeler New
[v2,22/23] target-arm: implement IRQ/FIQ routing to Monitor mode - - - 0 0 0 2014-05-13 Fabian Aggeler New
[v2,21/23] target-arm: implement SMC instruction - - - 0 0 0 2014-05-13 Fabian Aggeler New
[v2,20/23] target-arm: add MVBAR support - - - 0 0 0 2014-05-13 Fabian Aggeler New
[v2,19/23] target-arm: maintain common bits of banked CP registers - - - 0 0 0 2014-05-13 Fabian Aggeler New
[v2,18/23] target-arm: Convert banked coprocessor registers - - - 0 0 0 2014-05-13 Fabian Aggeler New
[v2,17/23] target-arm: Use raw_write/raw_read whenever possible - - - 0 0 0 2014-05-13 Fabian Aggeler New
[v2,16/23] target-arm: Use arm_current_sctlr to access SCTLR - - - 0 0 0 2014-05-13 Fabian Aggeler New
[v2,15/23] target-arm: Restrict EL3 to Aarch32 state - - - 0 0 0 2014-05-13 Fabian Aggeler New
[v2,14/23] target-arm: add banked coprocessor register type and macros - - - 0 0 0 2014-05-13 Fabian Aggeler New
[v2,13/23] target-arm: Split TLB for secure state and EL3 in Aarch64 - - - 0 0 0 2014-05-13 Fabian Aggeler New
[v2,12/23] target-arm: add SDER definition - - - 0 0 0 2014-05-13 Fabian Aggeler New
[v2,11/23] target-arm: add NSACR support - - - 0 0 0 2014-05-13 Fabian Aggeler New
[v2,10/23] target-arm: implement CPACR register logic - - - 0 0 0 2014-05-13 Fabian Aggeler New
[v2,09/23] target-arm: add non-secure Translation Block flag - - - 0 0 0 2014-05-13 Fabian Aggeler New
« 1 2 ... 417 418 4191518 1519 »