Toggle navigation
Patchwork
QEMU Development
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: none
| 436017 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Needs Review / ACK
Handled Elsewhere
Search
Archived
No
Yes
Both
Delegate
------
Nobody
jgarzik
arnd
ymano
smfrench
jlayton
tseliot
ogasawara
amitk
awhitcroft
mst
dayangkun
jwboyer
jwboyer
colinking
colinking
azummo
dwmw2
rtg
sconklin
smb
aliguori
bradf
galak
galak
demarchi
ms
bhundven
chbs
kengyu
kadlec
pdp
regit
jabk
laforge
laforge
tonyb
sfr
alai
zecke
zecke
__damien__
luka
luka
prafulla@marvell.com
cyrus
PeterHuewe
kiho
jow
jow
ypwong
nico
dedeckeh
dedeckeh
yousong
yousong
tomcwarren
mb
mrchuck
vineetg76
computersforpeace
Noltari
Noltari
patrick_delaunay
ee07b291
ldir
ldir
stefanct
zhouhan
carldani
blp
ffainelli
ffainelli
regXboi
bbrezillon
pravin
mkp
jpettit
mkresin
mkresin
thess
thess
fbarrat
fbarrat
phil
linville
jesse
tjaalton
esben
abrodkin
abrodkin
diproiettod
tbot
stephenfin
vriera
darball1
sammj
ajd
jogo
jogo
bhelgaas
blogic
blogic
tagr
tagr
tagr
oohal
russellb
ptomsich
agraf
joestringer
davem
davem
davem
mwalle
naveen
pchotard
pepe2k
pepe2k
arj
arj
andmur01
amitay
matttbe
pabeni
istokes
aparcar
Ansuel
goliath
martineau
tytso
danielschwierzeck
tpetazzoni
mariosix
dcaratti
ovsrobot
ovsrobot
aserdean
XiaoYang
hs
khem
mkorpershoek
marex
liwang
robimarko
apritzel
danielhb
groug
npiggin
mmichelson
pareddja
atishp
netdrv
mkubecek
stintel
stintel
jkicinski
cpitchen
maximeh
dsa
jstancek
pm215
bpf
jonhunter
shettyg
lorpie01
acelan
wigyori
wigyori
apopple
dja
alexhung
lynxis
lynxis
brgl
brgl
peda
akodanev
narmstrong
981213
0andriy
chunkeey
snowpatch_ozlabs
snowpatch_ozlabs
snowpatch_ozlabs
aivanov
atishp04
shemminger
blocktrron
monstr
vigneshr
mraynal
stewart
stewart
jacmet
freenix
wsa
rfried
jagan
xypron
kevery
arbab
metan
Jaehoon
rsalvaterra
adrianschmutzler
hegdevasant
hegdevasant
ehristev
bmeng
ag
kabel
horms
rmilecki
rmilecki
akumar
ivanhu
sjg
prom
ukleinek
ukleinek
abelloni
trini
apconole
wbx
svanheule
pablo
pablo
chleroy
Hauke
Hauke
legoater
legoater
legoater
rw
rw
bjonglez
ynezz
aik
pevik
xback
xback
richiejp
dangole
dangole
sbabic
sbabic
acer
forty
next_ghost
anuppatel
anuppatel
echaudron
benh
rgrimm
pratyush
segher
passgat
jms
jms
jms
mans0n
ruscur
Andes
jmberg
ymorin
ymorin
numans
linusw
linusw
festevam
jk
jk
jk
jk
xuyang
kubu
matthias_bgg
tambarus
pbrobinson
imaximets
apalos
dceara
strlen
strlen
spectrum
cazzacarna
neocturne
aldot
TIENFONG
mpe
ktraynor
arnout
calebccff
robh
anguy11
nbd
nbd
paulus
stroese
jm
Apply
«
1
2
...
428
429
430
…
4360
4361
»
Patch
Series
A/F/R/T
S/W/F
Date
Submitter
Delegate
State
[PULL,34/45] target/loongarch: Implement LSX fpu fcvt instructions
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,33/45] target/loongarch: Implement LSX fpu arith instructions
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,32/45] target/loongarch: Implement vfrstp
[PULL,01/45] target/loongarch: Add LSX data type VReg
1 - - -
-
-
-
2023-05-05
Song Gao
New
[PULL,31/45] target/loongarch: Implement vbitclr vbitset vbitrev
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,30/45] target/loongarch: Implement vpcnt
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,29/45] target/loongarch: Implement vclo vclz
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,28/45] target/loongarch: Implement vssrlrn vssrarn
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,27/45] target/loongarch: Implement vssrln vssran
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,26/45] target/loongarch: Implement vsrlrn vsrarn
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,25/45] target/loongarch: Implement vsrln vsran
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,24/45] target/loongarch: Implement vsrlr vsrar
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,23/45] target/loongarch: Implement vsllwil vextl
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,22/45] target/loongarch: Implement vsll vsrl vsra vrotr
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,21/45] target/loongarch: Implement LSX logic instructions
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,20/45] target/loongarch: Implement vmskltz/vmskgez/vmsknz
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,19/45] target/loongarch: Implement vsigncov
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,18/45] target/loongarch: Implement vexth
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,17/45] target/loongarch: Implement vsat
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,16/45] target/loongarch: Implement vdiv/vmod
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,15/45] target/loongarch: Implement vmadd/vmsub/vmaddw{ev/od}
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,14/45] target/loongarch: Implement vmul/vmuh/vmulw{ev/od}
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,13/45] target/loongarch: Implement vmax/vmin
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,12/45] target/loongarch: Implement vadda
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,11/45] target/loongarch: Implement vabsd
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,10/45] target/loongarch: Implement vavg/vavgr
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,09/45] target/loongarch: Implement vaddw/vsubw
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,08/45] target/loongarch: Implement vhaddw/vhsubw
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,07/45] target/loongarch: Implement vsadd/vssub
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,06/45] target/loongarch: Implement vneg
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,05/45] target/loongarch: Implement vaddi/vsubi
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,04/45] target/loongarch: Implement vadd/vsub
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,03/45] target/loongarch: Add CHECK_SXE maccro for check LSX enable
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,02/45] target/loongarch: meson.build support build LSX
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,01/45] target/loongarch: Add LSX data type VReg
[PULL,01/45] target/loongarch: Add LSX data type VReg
- - 1 -
-
-
-
2023-05-05
Song Gao
New
[PULL,00/45] loongarch-to-apply queue
- - - -
-
-
-
2023-05-05
Song Gao
New
[PULL,89/89] target/riscv: add Ventana's Veyron V1 CPU
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
1 - - -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,88/89] riscv: Make sure an exception is raised if a pte is malformed
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 1 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,87/89] target/riscv: Fix Guest Physical Address Translation
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,86/89] target/riscv: Restore the predicate() NULL check behavior
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 4 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,85/89] target/riscv: add TYPE_RISCV_DYNAMIC_CPU
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
1 - 1 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,84/89] target/riscv: add query-cpy-definitions support
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,83/89] target/riscv: add CPU QOM header
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,82/89] hw/intc/riscv_aplic: Zero init APLIC internal state
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,81/89] target/riscv: Reorg sum check in get_physical_address
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,80/89] target/riscv: Reorg access check in get_physical_address
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,79/89] target/riscv: Merge checks for reserved pte flags
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,78/89] target/riscv: Don't modify SUM with is_debug
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,77/89] target/riscv: Suppress pte update with is_debug
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,76/89] target/riscv: Move leaf pte processing out of level loop
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,75/89] target/riscv: Hoist pbmte and hade out of the level loop
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,74/89] target/riscv: Hoist second stage mode change to callers
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,73/89] target/riscv: Check SUM in the correct register
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,72/89] target/riscv: Set MMU_2STAGE_BIT in riscv_cpu_mmu_index
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,71/89] target/riscv: Move hstatus.spvp check to check_access_hlsv
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,70/89] target/riscv: Introduce mmuidx_2stage
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,69/89] target/riscv: Introduce mmuidx_priv
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,68/89] target/riscv: Introduce mmuidx_sum
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,67/89] target/riscv: Rename MMU_HYP_ACCESS_BIT to MMU_2STAGE_BIT
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,66/89] target/riscv: Handle HLV, HSV via helpers
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,65/89] target/riscv: Use cpu_ld*_code_mmu for HLVX
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,64/89] target/riscv: Reduce overhead of MSTATUS_SUM change
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 4 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,63/89] target/riscv: Separate priv from mmu_idx
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 4 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,62/89] target/riscv: Add a tb flags field for vstart
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 3 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,61/89] target/riscv: Remove mstatus_hs_{fs, vs} from tb_flags
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 3 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,60/89] target/riscv: Encode the FS and VS on a normal way for tb flags
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 3 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,59/89] target/riscv: Add a general status enum for extensions
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 3 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,58/89] target/riscv: Extract virt enabled state from tb flags
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 3 1
-
-
-
2023-05-05
Alistair Francis
New
[PULL,57/89] target/riscv: fix H extension TVM trap
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 3 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,56/89] target/riscv: Use check for relationship between Zdinx/Zhinx{min} and Zfinx
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
1 - - -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,55/89] target/riscv: Legalize MPP value in write_mstatus
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,54/89] target/riscv: Use PRV_RESERVED instead of PRV_H
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,53/89] target/riscv: Fix the mstatus.MPP value after executing MRET
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 1 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,52/89] target/riscv/cpu.c: redesign register_cpu_props()
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,51/89] target/riscv: add RVG and remove cpu->cfg.ext_g
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,50/89] target/riscv: remove cfg.ext_g setup from rv64_thead_c906_cpu_init()
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,49/89] target/riscv: remove riscv_cpu_sync_misa_cfg()
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,48/89] target/riscv: remove cpu->cfg.ext_v
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,47/89] target/riscv: remove cpu->cfg.ext_j
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,46/89] target/riscv: remove cpu->cfg.ext_h
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,45/89] target/riscv: remove cpu->cfg.ext_u
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,44/89] target/riscv: remove cpu->cfg.ext_s
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,43/89] target/riscv: remove cpu->cfg.ext_m
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,42/89] target/riscv: remove cpu->cfg.ext_e
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,41/89] target/riscv: remove cpu->cfg.ext_i
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,40/89] target/riscv: remove cpu->cfg.ext_f
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,39/89] target/riscv: remove cpu->cfg.ext_d
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,38/89] target/riscv: remove cpu->cfg.ext_c
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,37/89] target/riscv: remove cpu->cfg.ext_a
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,36/89] target/riscv: introduce riscv_cpu_add_misa_properties()
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,35/89] target/riscv/cpu.c: remove 'multi_letter' from isa_ext_data
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,34/89] target/riscv: remove MISA properties from isa_edata_arr[]
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,33/89] target/riscv: sync env->misa_ext* with cpu->cfg in realize()
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,32/89] hw/riscv: Add signature dump function for spike to run ACT tests
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,31/89] target/riscv: Fix lines with over 80 characters
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
1 - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,30/89] target/riscv: Fix format for comments
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
1 - 3 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,29/89] target/riscv: Fix format for indentation
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
1 - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,28/89] target/riscv: Remove riscv_cpu_virt_enabled()
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 4 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,27/89] target/riscv: Set opcode to env->bins for illegal/virtual instruction fault
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
1 - 1 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,26/89] target/riscv: Fix addr type for get_physical_address
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 2 -
-
-
-
2023-05-05
Alistair Francis
New
[PULL,25/89] target/riscv: Remove redundant parentheses
[PULL,01/89] target/riscv: Avoid env_archcpu() when reading RISCVCPUConfig
- - 3 -
-
-
-
2023-05-05
Alistair Francis
New
«
1
2
...
428
429
430
…
4360
4361
»