mbox series

[for-9.1,v2,0/2] target/riscv: set (m|s)tval on

Message ID 20240416194132.1843699-1-dbarboza@ventanamicro.com
Headers show
Series target/riscv: set (m|s)tval on | expand

Message

Daniel Henrique Barboza April 16, 2024, 7:41 p.m. UTC 
Hi,

This is a re-send of the patch sent as a 9.0 bugfix in [1], now reframed
as a non-bug fix chabge,

A new patch (2) was added to handle a similar scenario with ebreak and tval.

Changes from v1:
- patch 1:
  - rewrite commit msg to make it clear that this is a non-bug
    fix change
- new patch (2):
  -  set mtval/stval during ebreak
- v1 link: https://lore.kernel.org/qemu-riscv/20240320093221.220854-1-dbarboza@ventanamicro.com/

Daniel Henrique Barboza (2):
  target/riscv/debug: set tval=pc in breakpoint exceptions
  trans_privileged.c.inc: set (m|s)tval on ebreak breakpoint

 target/riscv/cpu_helper.c                      | 1 +
 target/riscv/debug.c                           | 3 +++
 target/riscv/insn_trans/trans_privileged.c.inc | 4 ++++
 3 files changed, 8 insertions(+)