[RISU,v2,00/22] Add risu patterns for SVE2 instructions

Message ID	20200521192511.6623-1-steplong@quicinc.com
Headers	show Return-Path: <qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org> From: Stephen Long <steplong@quicinc.com> To: <qemu-devel@nongnu.org> Subject: [RISU PATCH v2 00/22] Add risu patterns for SVE2 instructions Date: Thu, 21 May 2020 12:24:49 -0700 Message-ID: <20200521192511.6623-1-steplong@quicinc.com> Content-Transfer-Encoding: 8bit Content-Type: text/plain MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received-SPF: pass client-ip=199.106.114.38; envelope-from=steplong@quicinc.com; helo=alexa-out-sd-01.qualcomm.com Precedence: list Cc: peter.maydell@linaro.org, richard.henderson@linaro.org Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org Sender: "Qemu-devel" <qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>
Series	Add risu patterns for SVE2 instructions \| expand [RISU,v2,00/22] Add risu patterns for SVE2 instructions [RISU,v2,01/22] sve2.risu: Add patterns for floating-point pairwise ops [RISU,v2,02/22] sve2.risu: Add patterns for integer multiply (unpredicated) ops [RISU,v2,03/22] sve2.risu: Add patterns for integer (predicated) ops [RISU,v2,04/22] sve2.risu: Add patterns for widening integer arithmetic ops [RISU,v2,05/22] sve2.risu: Add patterns for misc ops [RISU,v2,06/22] sve2.risu: Add patterns for accumulate ops [RISU,v2,07/22] sve2.risu: Add patterns for narrowing ops [RISU,v2,08/22] sve2.risu: Add patterns for character match insns [RISU,v2,09/22] sve2.risu: Add patterns for histogram computation ops [RISU,v2,10/22] sve2.risu: Add patterns for crypto operations [RISU,v2,11/22] sve2.risu: Add patterns for bitwise shift (unpredicated) ops [RISU,v2,12/22] sve2.risu: Add patterns for fp convert precision odd elems insns [RISU,v2,13/22] sve2.risu: Add patterns for bitwise logical (unpredicated) ops [RISU,v2,14/22] sve2.risu: Add patterns for fp unary ops (predicated) [RISU,v2,15/22] sve2.risu: Add patterns for table lookup insns [RISU,v2,16/22] sve2.risu: Add patterns for integer multiply-add (unpredicated) ops [RISU,v2,17/22] sve2.risu: Add patterns for multiply (indexed) ops [RISU,v2,18/22] sve2.risu: Add patterns for permute vector ops [RISU,v2,19/22] sve2.risu: Add patterns for integer compare ops [RISU,v2,20/22] sve2.risu: Add patterns for fp widening multiply-add ops [RISU,v2,21/22] sve2.risu: Add patterns for gather load insns [RISU,v2,22/22] sve2.risu: Add patterns for scatter store insns

Message ID

20200521192511.6623-1-steplong@quicinc.com

Headers

From: Stephen Long <steplong@quicinc.com>
To: <qemu-devel@nongnu.org>
Subject: [RISU PATCH v2 00/22] Add risu patterns for SVE2 instructions
Date: Thu, 21 May 2020 12:24:49 -0700
Message-ID: <20200521192511.6623-1-steplong@quicinc.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
Received: from STEPLONG.qualcomm.com (24.102.122.190) by
 MN2PR20CA0056.namprd20.prod.outlook.com (2603:10b6:208:235::25) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3021.23 via Frontend
 Transport; Thu, 21 May 2020 19:25:25 +0000
X-Mailer: git-send-email 2.25.1
X-Originating-IP: [24.102.122.190]
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id: a9d6b0ae-56a0-4f69-ae29-08d7fdbcb6fe
X-MS-TrafficTypeDiagnostic: MWHPR0201MB3627:
X-Microsoft-Antispam-PRVS: 
 <MWHPR0201MB3627558AC7FA161087DF28A1C7B70@MWHPR0201MB3627.namprd02.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:5797;
X-Forefront-PRVS: 041032FF37
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: 
 8j2u6nUBaVD7ZJB+HJO48fXivXJyFYD1tFchltp09YOQTQIe3z2C9s6rjbQLPv34p2mFjNWkoftwmntRspmOFbPZxYiW/lGlAPrIL9ebCxJBPCnFSDiIXY3I7VbwQZx03ETkbAoIS6PvWNBj8RdP51qcoWAgeH0PJ8z/+K4ssMxplU8KDbDwOTXwHO+FyqomEiExEQlnVfCcSRmmDIrfAyEXVe/I7OdEHlbjcNSntihsE4p/zLwZwtU+638nASw7UkQIgMLdQj2AyhsRxLaeI7xiMpoPe/cZeECs6EWxFR8kmCpHFFpk8TqKg8SSC3s7OWrIwznj426b9HfA3k3v6B/o8/7yHuBwnzKrVXMIktXlUe8he7yz2tqM77LtVbUs1r3/3+KIiCikbCult4qBtZbTTT7T9W4w7Jyd9b7a9L69wJv2vLGQM56M2n1UQT82
X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:MWHPR0201MB3547.namprd02.prod.outlook.com; PTR:;
 CAT:NONE;
 SFTY:;
 SFS:(366004)(346002)(376002)(39860400002)(396003)(136003)(26005)(186003)(16526019)(6666004)(6916009)(1076003)(86362001)(478600001)(2906002)(6486002)(5660300002)(8676002)(36756003)(8936002)(6512007)(6506007)(4326008)(66556008)(316002)(956004)(66476007)(66946007)(52116002)(2616005);
 DIR:OUT; SFP:1102;
X-MS-Exchange-AntiSpam-MessageData: 
 ClcfrTzJRM96wX8SWyWbPF2uqAk3rT5W+V4dizQ7HPpXTs5YxWJyFfCDLYGb0WScGN09onczHFoAsvCMaiHtqAJ2GkAL2ybYePYnhrRGdi6UKUH58xBAbMyh7TqYh4SfOo76yGYoX3l2GXEyXXTwYFRmhlk15L9/QP4/1Q83ClMmF7h+i/u/tARhfxp09EsH3xEq3ymqdHk1wZKLS4JZPZolVAJQzv+b40uIXYDAHvylnX8ybWPJnciYsWXC+z0T4T0mE30datbpldpqPhJ3W9vshnwUg9+I+e4qvMaA5ErGLuhUm+YLkSiEAxlbaL7AaPe2fEvTW7hCcVYcnDqcVC2+T7SEAX3Hf6Ao/Kd+5RDYhrZ1wRG1RK0GfOks972ihMO5kpVPaCqkcknrAykobjqqEdA1gq3VwvG9Bubebu58WU3fd110dOvI2uOd6NxIL5LoLlCSJK/L7CDKbGbTq1P3SfE4YTb/jm4iRZW39T4=
X-MS-Exchange-CrossTenant-Network-Message-Id: 
 a9d6b0ae-56a0-4f69-ae29-08d7fdbcb6fe
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 May 2020 19:25:26.8273 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 98e9ba89-e1a1-4e38-9007-8bdabc25de1d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 
 TtrWgSCxGxNeBZ7KRCeY505rHGVXAPcJ60LkOmOL7PQl2HNQobd5w6pQyFQnx4vzCIaMs29JPPdgSdt62CXyiA==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MWHPR0201MB3627
X-OriginatorOrg: quicinc.com
Received-SPF: pass client-ip=199.106.114.38;
 envelope-from=steplong@quicinc.com;
 helo=alexa-out-sd-01.qualcomm.com
X-detected-operating-system: by eggs.gnu.org: First seen = 2020/05/21 15:25:32
X-ACL-Warn: Detected OS   = FreeBSD 9.x or newer [fuzzy]
X-Spam_score_int: -43
X-Spam_score: -4.4
X-Spam_bar: ----
X-Spam_report: (-4.4 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_MED=0.001,
 DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 MSGID_FROM_MTA_HEADER=0.001, RCVD_IN_DNSWL_MED=-2.3, SPF_PASS=-0.001,
 URIBL_BLOCKED=0.001 autolearn=_AUTOLEARN
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: peter.maydell@linaro.org, richard.henderson@linaro.org
Errors-To: qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org
Sender: "Qemu-devel"
 <qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>

Series

Add risu patterns for SVE2 instructions | expand

Message

Stephen Long May 21, 2020, 7:24 p.m. UTC

Added risu patterns for all the sve2 instructions. Please point all any
glaring mistakes.

Stephen Long (22):
  sve2.risu: Add patterns for floating-point pairwise ops
  sve2.risu: Add patterns for integer multiply (unpredicated) ops
  sve2.risu: Add patterns for integer (predicated) ops
  sve2.risu: Add patterns for widening integer arithmetic ops
  sve2.risu: Add patterns for misc ops
  sve2.risu: Add patterns for accumulate ops
  sve2.risu: Add patterns for narrowing ops
  sve2.risu: Add patterns for character match insns
  sve2.risu: Add patterns for histogram computation ops
  sve2.risu: Add patterns for crypto operations
  sve2.risu: Add patterns for bitwise shift (unpredicated) ops
  sve2.risu: Add patterns for fp convert precision odd elems insns
  sve2.risu: Add patterns for bitwise logical (unpredicated) ops
  sve2.risu: Add patterns for fp unary ops (predicated)
  sve2.risu: Add patterns for table lookup insns
  sve2.risu: Add patterns for integer multiply-add (unpredicated) ops
  sve2.risu: Add patterns for multiply (indexed) ops
  sve2.risu: Add patterns for permute vector ops
  sve2.risu: Add patterns for integer compare ops
  sve2.risu: Add patterns for fp widening multiply-add ops
  sve2.risu: Add patterns for gather load insns
  sve2.risu: Add patterns for scatter store insns

 sve2.risu | 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++
 1 file changed, 524 insertions(+)
 create mode 100755 sve2.risu